Home
last modified time | relevance | path

Searched refs:old_rate (Results 1 – 13 of 13) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/
H A Dclk_sandbox.c31 ulong old_rate; in sandbox_clk_set_rate() local
39 old_rate = priv->rate[clk->id]; in sandbox_clk_set_rate()
42 return old_rate; in sandbox_clk_set_rate()
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3128.c95 ulong old_rate; in rk3128_armclk_set_clk() local
108 old_rate = rockchip_pll_get_rate(&rk3128_pll_clks[APLL], in rk3128_armclk_set_clk()
110 if (old_rate > hz) { in rk3128_armclk_set_clk()
122 } else if (old_rate < hz) { in rk3128_armclk_set_clk()
H A Dclk_rk322x.c96 ulong old_rate; in rk322x_armclk_set_clk() local
109 old_rate = rockchip_pll_get_rate(&rk322x_pll_clks[APLL], in rk322x_armclk_set_clk()
111 if (old_rate > hz) { in rk322x_armclk_set_clk()
123 } else if (old_rate < hz) { in rk322x_armclk_set_clk()
H A Dclk_rk3368.c873 ulong old_rate; in rk3368_armclk_set_clk() local
894 old_rate = rkclk_pll_get_rate(priv->cru, APLLB); in rk3368_armclk_set_clk()
898 old_rate = rkclk_pll_get_rate(priv->cru, APLLL); in rk3368_armclk_set_clk()
903 if (old_rate > hz) { in rk3368_armclk_set_clk()
913 } else if (old_rate < hz) { in rk3368_armclk_set_clk()
H A Dclk_rk3308.c141 ulong old_rate; in rk3308_armclk_set_clk() local
154 old_rate = rockchip_pll_get_rate(&rk3308_pll_clks[APLL], in rk3308_armclk_set_clk()
156 if (old_rate > hz) { in rk3308_armclk_set_clk()
167 } else if (old_rate < hz) { in rk3308_armclk_set_clk()
H A Dclk_rk3328.c122 ulong old_rate; in rk3328_armclk_set_clk() local
135 old_rate = rockchip_pll_get_rate(&rk3328_pll_clks[NPLL], in rk3328_armclk_set_clk()
137 if (old_rate > hz) { in rk3328_armclk_set_clk()
149 } else if (old_rate < hz) { in rk3328_armclk_set_clk()
H A Dclk_rk3506.c211 ulong old_rate, prate; in rk3506_armclk_set_rate() local
223 old_rate = rk3506_armclk_get_rate(priv); in rk3506_armclk_set_rate()
224 if (new_rate >= old_rate) { in rk3506_armclk_set_rate()
260 if (new_rate < old_rate) { in rk3506_armclk_set_rate()
H A Dclk_rk1808.c864 ulong old_rate; in rk1808_armclk_set_clk() local
877 old_rate = rockchip_pll_get_rate(&rk1808_pll_clks[APLL], in rk1808_armclk_set_clk()
879 if (old_rate > hz) { in rk1808_armclk_set_clk()
890 } else if (old_rate < hz) { in rk1808_armclk_set_clk()
H A Dclk_rk3562.c159 ulong old_rate; in rk3562_armclk_set_rate() local
170 old_rate = rockchip_pll_get_rate(&rk3562_pll_clks[APLL], priv->cru, in rk3562_armclk_set_rate()
172 if (old_rate == new_rate) { in rk3562_armclk_set_rate()
178 } else if (old_rate > new_rate) { in rk3562_armclk_set_rate()
187 } else if (old_rate < new_rate) { in rk3562_armclk_set_rate()
H A Dclk_rk3528.c199 ulong old_rate; in rk3528_armclk_set_clk() local
210 old_rate = rockchip_pll_get_rate(&rk3528_pll_clks[APLL], priv->cru, APLL); in rk3528_armclk_set_clk()
211 if (old_rate > new_rate) { in rk3528_armclk_set_clk()
221 } else if (old_rate < new_rate) { in rk3528_armclk_set_clk()
H A Dclk_px30.c1251 ulong old_rate; in px30_armclk_set_clk() local
1264 old_rate = px30_clk_get_pll_rate(priv, APLL); in px30_armclk_set_clk()
1265 if (old_rate > hz) { in px30_armclk_set_clk()
1275 } else if (old_rate < hz) { in px30_armclk_set_clk()
H A Dclk_rv1126.c562 ulong old_rate; in rv1126_armclk_set_clk() local
573 old_rate = rockchip_pll_get_rate(&rv1126_pll_clks[APLL], in rv1126_armclk_set_clk()
575 if (old_rate > hz) { in rv1126_armclk_set_clk()
583 } else if (old_rate < hz) { in rv1126_armclk_set_clk()
H A Dclk_rk3568.c557 ulong old_rate; in rk3568_armclk_set_clk() local
581 old_rate = rockchip_pll_get_rate(&rk3568_pll_clks[APLL], in rk3568_armclk_set_clk()
583 if (old_rate > hz) { in rk3568_armclk_set_clk()
599 } else if (old_rate < hz) { in rk3568_armclk_set_clk()