Home
last modified time | relevance | path

Searched refs:_pclk_dbg (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3328.c95 #define RK3328_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
100 HIWORD_UPDATE(_pclk_dbg, RK3328_DIV_PCLK_DBG_MASK, \
104 #define RK3328_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
108 RK3328_CLKSEL1(_aclk_core, _pclk_dbg), \
H A Dclk-rk3308.c77 #define RK3308_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
82 HIWORD_UPDATE(_pclk_dbg, RK3308_DIV_PCLK_DBG_MASK, \
86 #define RK3308_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
90 RK3308_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-px30.c81 #define PX30_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
86 HIWORD_UPDATE(_pclk_dbg, PX30_DIV_PCLK_DBG_MASK, \
90 #define PX30_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
94 PX30_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-rk3528.c83 #define RK3528_CLKSEL40(_pclk_dbg) \ argument
86 .val = HIWORD_UPDATE(_pclk_dbg, RK3528_DIV_PCLK_DBG_MASK, \
91 #define RK3528_CPUCLK_RATE(_prate, _aclk_m_core, _pclk_dbg) \ argument
96 RK3528_CLKSEL40(_pclk_dbg), \
H A Dclk-rk1808.c83 #define RK1808_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
88 HIWORD_UPDATE(_pclk_dbg, RK1808_DIV_PCLK_DBG_MASK, \
92 #define RK1808_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
96 RK1808_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-rv1106.c135 #define RV1106_CLKSEL1(_pclk_dbg) \ argument
138 .val = HIWORD_UPDATE(_pclk_dbg, RV1106_DIV_PCLK_DBG_MASK, \
156 #define RV1106_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg, _is_pvtpll) \ argument
161 RV1106_CLKSEL1(_pclk_dbg), \
H A Dclk-rv1126.c93 #define RV1126_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
98 HIWORD_UPDATE(_pclk_dbg, RV1126_DIV_PCLK_DBG_MASK, \
102 #define RV1126_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
106 RV1126_CLKSEL1(_aclk_core, _pclk_dbg), \
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3528.c82 #define RK3528_CPUCLK_RATE(_rate, _aclk_m_core, _pclk_dbg) \ argument
86 .pclk_div = (_pclk_dbg), \
H A Dclk_rk3562.c59 #define RK3562_CPUCLK_RATE(_rate, _aclk_m_core, _pclk_dbg) \ argument
63 .pclk_div = _pclk_dbg, \