| /utopia/UTPA2-700.0.x/modules/demodulator/hal/M7621/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 305 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 369 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 373 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 382 return status; in INTERN_DVBT2_DSPReg_Init() 556 MS_U8 status = true; in INTERN_DVBT2_Exit() local 560 status &= INTERN_DVBT2_SoftStop(); in INTERN_DVBT2_Exit() 603 return status; in INTERN_DVBT2_Exit() 1198 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1256 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1257 return status; in INTERN_DVBT2_Power_On_Initialization() [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1083 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1131 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1132 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maxim/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 305 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 369 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 373 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 382 return status; in INTERN_DVBT2_DSPReg_Init() 556 MS_U8 status = true; in INTERN_DVBT2_Exit() local 560 status &= INTERN_DVBT2_SoftStop(); in INTERN_DVBT2_Exit() 603 return status; in INTERN_DVBT2_Exit() 1198 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1256 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1257 return status; in INTERN_DVBT2_Power_On_Initialization() [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1083 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1131 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1132 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/macan/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 370 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 376 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 393 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 397 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 406 return status; in INTERN_DVBT_DSPReg_Init() 962 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1010 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1011 return status; in INTERN_DVBT_Power_On_Initialization() 1073 MS_U8 status = true; in INTERN_DVBT_Serial_Control() local 1075 return status; in INTERN_DVBT_Serial_Control() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maldives/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 368 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 374 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 391 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 395 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 404 return status; in INTERN_DVBT_DSPReg_Init() 964 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1012 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1013 return status; in INTERN_DVBT_Power_On_Initialization() 1075 MS_U8 status = true; in INTERN_DVBT_Serial_Control() local 1079 return status; in INTERN_DVBT_Serial_Control() [all …]
|
| H A D | halDMD_INTERN_DVBT2.c | 275 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 339 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 343 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 352 return status; in INTERN_DVBT2_DSPReg_Init() 1111 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1169 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1170 return status; in INTERN_DVBT2_Power_On_Initialization() 1232 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1286 return status; in INTERN_DVBT2_Serial_Control() 1326 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mustang/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 369 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 375 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 392 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 396 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 405 return status; in INTERN_DVBT_DSPReg_Init() 970 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1018 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1019 return status; in INTERN_DVBT_Power_On_Initialization() 1081 MS_U8 status = true; in INTERN_DVBT_Serial_Control() local 1083 return status; in INTERN_DVBT_Serial_Control() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maserati/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/kano/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/k6/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/curry/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/k6lite/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBS.c | 515 MS_U8 status = true; in INTERN_DVBS_DSPReg_Init() local 529 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(idx, &(u8buffer[idx])); in INTERN_DVBS_DSPReg_Init() 550 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(idx, &u8RegRead); in INTERN_DVBS_DSPReg_Init() 571 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBS_DSPReg_Init() 575 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBS_DSPReg_Init() 588 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(idx, &(u8buffer[idx])); in INTERN_DVBS_DSPReg_Init() 600 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(0x2380+idx, &(u8buffer[idx])); in INTERN_DVBS_DSPReg_Init() 610 return status; in INTERN_DVBS_DSPReg_Init() 622 MS_U8 status = true, indx; in INTERN_DVBS_Cmd_Packet_Send() local 711 return status; in INTERN_DVBS_Cmd_Packet_Send() [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/M7821/demod/ |
| H A D | halDMD_INTERN_DVBT2.c | 292 MS_BOOL status = TRUE; in INTERN_DVBT2_DSPReg_Init() local 356 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT2_DSPReg_Init() 360 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT2_DSPReg_Init() 369 return status; in INTERN_DVBT2_DSPReg_Init() 1159 MS_U16 status = true; in INTERN_DVBT2_Power_On_Initialization() local 1217 status &= INTERN_DVBT2_DSPReg_Init(u8DMD_DVBT2_DSPRegInitExt, u8DMD_DVBT2_DSPRegInitSize); in INTERN_DVBT2_Power_On_Initialization() 1218 return status; in INTERN_DVBT2_Power_On_Initialization() 1280 MS_U8 status = true; in INTERN_DVBT2_Serial_Control() local 1334 return status; in INTERN_DVBT2_Serial_Control() 1374 MS_U8 status = true; in INTERN_DVBT2_Config() local [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 380 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 386 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 403 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1062 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1110 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1111 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mooney/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 368 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 374 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 391 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 395 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 404 return status; in INTERN_DVBT_DSPReg_Init() 416 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 505 return status; in INTERN_DVBT_Cmd_Packet_Send() 1288 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1336 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1337 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/manhattan/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 379 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 385 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 402 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 406 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 415 return status; in INTERN_DVBT_DSPReg_Init() 427 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 516 return status; in INTERN_DVBT_Cmd_Packet_Send() 1301 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1349 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1350 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/messi/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 369 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 375 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 392 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 396 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 405 return status; in INTERN_DVBT_DSPReg_Init() 417 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 506 return status; in INTERN_DVBT_Cmd_Packet_Send() 1285 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1333 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1334 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mainz/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 374 MS_BOOL status = TRUE; in INTERN_DVBT_DSPReg_Init() local 380 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(idx, INTERN_DVBT_DSPREG[idx]); in INTERN_DVBT_DSPReg_Init() 397 status &= MDrv_SYS_DMD_VD_MBX_ReadDSPReg(u16DspAddr, &u8RegRead); in INTERN_DVBT_DSPReg_Init() 401 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init() 416 return status; in INTERN_DVBT_DSPReg_Init() 428 MS_U8 status = true, indx; in INTERN_DVBT_Cmd_Packet_Send() local 517 return status; in INTERN_DVBT_Cmd_Packet_Send() 1296 MS_U16 status = true; in INTERN_DVBT_Power_On_Initialization() local 1344 status &= INTERN_DVBT_DSPReg_Init(u8DMD_DVBT_DSPRegInitExt, u8DMD_DVBT_DSPRegInitSize); in INTERN_DVBT_Power_On_Initialization() 1345 return status; in INTERN_DVBT_Power_On_Initialization() [all …]
|