Home
last modified time | relevance | path

Searched refs:_HAL_REG16_W (Results 1 – 25 of 44) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tso/
H A DhalTSO.c150 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
372_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
388_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
414 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
415 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
416 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
417 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
420_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT_S… in HAL_TSO_Init()
421_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), RESET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT… in HAL_TSO_Init()
424 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tso/
H A DhalTSO.c150 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
381_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
397_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
423 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
424 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
425 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
426 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
429_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT_S… in HAL_TSO_Init()
430_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), RESET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT… in HAL_TSO_Init()
433 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tso/
H A DhalTSO.c150 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
381_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
397_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
423 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
424 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
425 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
426 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
429_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT_S… in HAL_TSO_Init()
430_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), RESET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT… in HAL_TSO_Init()
433 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tso/
H A DhalTSO.c150 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
372_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
388_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
414 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
415 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
416 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
417 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
420_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT_S… in HAL_TSO_Init()
421_HAL_REG16_W(&(_TSOCtrl2->TSO_CFG_21), RESET_FLAG1(_HAL_REG16_R(&(_TSOCtrl2->TSO_CFG_21)), TSO_MMT… in HAL_TSO_Init()
424 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tso/
H A DhalTSO.c137 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
307_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
323_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
349 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
350 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
351 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
352 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
355 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
356 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER5_CFG0), 0x47); in HAL_TSO_Init()
358_HAL_REG16_W(&(_TSOCtrl1->TSO_SVQ_RX_CFG), (_HAL_REG16_R(&(_TSOCtrl1->TSO_SVQ_RX_CFG)) & ~TSO_SVQ_… in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tso/
H A DhalTSO.c137 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
363_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
379_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
405 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
406 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
407 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
408 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
411 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
412 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER5_CFG0), 0x47); in HAL_TSO_Init()
413 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER6_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tso/
H A DhalTSO.c148 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
324_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
340_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
366 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
367 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
368 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
369 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
372 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
373 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER5_CFG0), 0x47); in HAL_TSO_Init()
375_HAL_REG16_W(&(_TSOCtrl1->TSO_SVQ_RX_CFG), (_HAL_REG16_R(&(_TSOCtrl1->TSO_SVQ_RX_CFG)) & ~TSO_SVQ_… in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tso/
H A DhalTSO.c142 #define _HAL_REG16_W(reg, value) (reg)->data = (value); macro
371_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndR()
387_HAL_REG16_W(&(_TSOCtrl->TSO_INDR_CTRL) , SET_FLAG1(_HAL_REG16_R(&(_TSOCtrl->TSO_INDR_CTRL)), TSO_… in HAL_TSO_REG32_IndW()
413 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), TSO_SW_RSTZ1_ALL); in HAL_TSO_Init()
414 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_ALL); in HAL_TSO_Init()
415 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ1), 0); in HAL_TSO_Init()
416 _HAL_REG16_W(&(_TSOCtrl->SW_RSTZ), TSO_SW_RSTZ_DISABLE); in HAL_TSO_Init()
419 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER1_CFG0), 0x47); in HAL_TSO_Init()
420 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER5_CFG0), 0x47); in HAL_TSO_Init()
421 _HAL_REG16_W(&(_TSOCtrl1->TSO_PRE_HEADER6_CFG0), 0x47); in HAL_TSO_Init()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tso/
H A DhalTSO.c81 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
93 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
95 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
270_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) | u16RstItem)); in HAL_TSO_Reset_SubItem()
271_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) & ~u16RstItem)); in HAL_TSO_Reset_SubItem()
281 _HAL_REG16_W(reg, (u16data | u16init)); in HAL_TSO_HWInt_Enable()
285 _HAL_REG16_W(reg, (u16data & ~u16init)); in HAL_TSO_HWInt_Enable()
293 _HAL_REG16_W(reg, (_HAL_REG16_R(reg) & ~u16Int)); in HAL_TSO_HWInt_Clear()
945 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_L), (u32Addr & 0x0000FFFF)); in _HAL_TSO_PageTableIndW_withSid()
946 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_H), (u32Addr >> 16)); in _HAL_TSO_PageTableIndW_withSid()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tso/
H A DhalTSO.c81 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
93 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
95 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
268_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) | u16RstItem)); in HAL_TSO_Reset_SubItem()
269_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) & ~u16RstItem)); in HAL_TSO_Reset_SubItem()
279 _HAL_REG16_W(reg, (u16data | u16init)); in HAL_TSO_HWInt_Enable()
283 _HAL_REG16_W(reg, (u16data & ~u16init)); in HAL_TSO_HWInt_Enable()
291 _HAL_REG16_W(reg, (_HAL_REG16_R(reg) & ~u16Int)); in HAL_TSO_HWInt_Clear()
951 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_L), (u32Addr & 0x0000FFFF)); in _HAL_TSO_PageTableIndW_withSid()
952 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_H), (u32Addr >> 16)); in _HAL_TSO_PageTableIndW_withSid()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tso/
H A DhalTSO.c82 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
94 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
96 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
271_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) | u16RstItem)); in HAL_TSO_Reset_SubItem()
272_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) & ~u16RstItem)); in HAL_TSO_Reset_SubItem()
282 _HAL_REG16_W(reg, (u16data | u16init)); in HAL_TSO_HWInt_Enable()
286 _HAL_REG16_W(reg, (u16data & ~u16init)); in HAL_TSO_HWInt_Enable()
294 _HAL_REG16_W(reg, (_HAL_REG16_R(reg) & ~u16Int)); in HAL_TSO_HWInt_Clear()
954 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_L), (u32Addr & 0x0000FFFF)); in _HAL_TSO_PageTableIndW_withSid()
955 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_H), (u32Addr >> 16)); in _HAL_TSO_PageTableIndW_withSid()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tso/
H A DhalTSO.c81 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
93 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
95 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
270_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) | u16RstItem)); in HAL_TSO_Reset_SubItem()
271_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) & ~u16RstItem)); in HAL_TSO_Reset_SubItem()
281 _HAL_REG16_W(reg, (u16data | u16init)); in HAL_TSO_HWInt_Enable()
285 _HAL_REG16_W(reg, (u16data & ~u16init)); in HAL_TSO_HWInt_Enable()
293 _HAL_REG16_W(reg, (_HAL_REG16_R(reg) & ~u16Int)); in HAL_TSO_HWInt_Clear()
942 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_L), (u32Addr & 0x0000FFFF)); in _HAL_TSO_PageTableIndW()
943 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_H), (u32Addr >> 16)); in _HAL_TSO_PageTableIndW()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tso/
H A DhalTSO.c81 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
93 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
95 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
270_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) | u16RstItem)); in HAL_TSO_Reset_SubItem()
271_HAL_REG16_W(&(_TSOCtrl[u8Eng].SW_RSTZ), (_HAL_REG16_R(&(_TSOCtrl[u8Eng].SW_RSTZ)) & ~u16RstItem)); in HAL_TSO_Reset_SubItem()
281 _HAL_REG16_W(reg, (u16data | u16init)); in HAL_TSO_HWInt_Enable()
285 _HAL_REG16_W(reg, (u16data & ~u16init)); in HAL_TSO_HWInt_Enable()
293 _HAL_REG16_W(reg, (_HAL_REG16_R(reg) & ~u16Int)); in HAL_TSO_HWInt_Clear()
942 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_L), (u32Addr & 0x0000FFFF)); in _HAL_TSO_PageTableIndW()
943 _HAL_REG16_W(&(_TSOCtrl->PDTABLE_ADDR_H), (u32Addr >> 16)); in _HAL_TSO_PageTableIndW()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsio/
H A DhalTSIO.c60 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
72 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
74 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
76 #define _REG16_SET_MASK(reg, value, mask, shift); _HAL_REG16_W(reg, (_HAL_REG16_R(reg)& ~mask) | ((…
653 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[0]), u16SvidBypassSMCEnableBit[0]); in HAL_TSIO_SIDBypassSMCMergeEnable()
654 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[1]), u16SvidBypassSMCEnableBit[1]); in HAL_TSIO_SIDBypassSMCMergeEnable()
655 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[2]), u16SvidBypassSMCEnableBit[2]); in HAL_TSIO_SIDBypassSMCMergeEnable()
656 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[3]), u16SvidBypassSMCEnableBit[3]); in HAL_TSIO_SIDBypassSMCMergeEnable()
694 _HAL_REG16_W(&(_TSOCtrl3->SGVQ1_SIZE_200BYTE), (u32BufSize / TSIO_SVQ_UNIT_SIZE)); in HAL_TSIO_SGDMAIN_SGVQBuf_Set()
893 _HAL_REG16_W(&(_TSOCtrl2->SG_PDFLT_SVID_EN[0]), u16PidFltEnableBit[0]); in HAL_TSIO_SGDMAIN_PidFltEnable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsio/
H A DhalTSIO.c60 #define _HAL_REG16_W(reg, value) { (reg)->data = (MS_U16)((value) & 0xFFFF); } macro
72 #define _REG16_SET(reg, value); _HAL_REG16_W(reg, SET_FLAG1(_HAL_REG16_R(reg), value));
74 #define _REG16_CLR(reg, value); _HAL_REG16_W(reg, RESET_FLAG1(_HAL_REG16_R(reg), value));
76 #define _REG16_SET_MASK(reg, value, mask, shift); _HAL_REG16_W(reg, (_HAL_REG16_R(reg)& ~mask) | ((…
653 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[0]), u16SvidBypassSMCEnableBit[0]); in HAL_TSIO_SIDBypassSMCMergeEnable()
654 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[1]), u16SvidBypassSMCEnableBit[1]); in HAL_TSIO_SIDBypassSMCMergeEnable()
655 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[2]), u16SvidBypassSMCEnableBit[2]); in HAL_TSIO_SIDBypassSMCMergeEnable()
656 _HAL_REG16_W(&(_TSIOCtrl3->TSIO_SVID_BYPASS_SMC_EN[3]), u16SvidBypassSMCEnableBit[3]); in HAL_TSIO_SIDBypassSMCMergeEnable()
694 _HAL_REG16_W(&(_TSOCtrl3->SGVQ1_SIZE_200BYTE), (u32BufSize / TSIO_SVQ_UNIT_SIZE)); in HAL_TSIO_SGDMAIN_SGVQBuf_Set()
893 _HAL_REG16_W(&(_TSOCtrl2->SG_PDFLT_SVID_EN[0]), u16PidFltEnableBit[0]); in HAL_TSIO_SGDMAIN_PidFltEnable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/mmfi/
H A DhalMMFilein.c125 #define _HAL_REG16_W(reg, value) do { (reg)->data = (MS_U16)((value) & 0xFFFF);} while(0) macro
206_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) | u16ctrl); in HAL_MMFI_Set_Filein_Ctrl()
210_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) & ~u16ctrl… in HAL_MMFI_Set_Filein_Ctrl()
221_HAL_REG16_W(&(_MFCtrl[u8Eng].CFG2), _HAL_REG16_R(&(_MFCtrl[u8Eng].CFG2)) | MMFI_CFG2_FILEIN_PAUSE… in HAL_MMFI_Filein_Pause()
228_HAL_REG16_W(&(_MFCtrl[u8Eng].CFG2), _HAL_REG16_R(&(_MFCtrl[u8Eng].CFG2)) & ~MMFI_CFG2_FILEIN_PAUS… in HAL_MMFI_Filein_Resume()
236 _HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Timer), u16data); in HAL_MMFI_Set_FileinTimer()
296 _HAL_REG16_W(&(_MFCtrl[u8Eng].CFG2), (_HAL_REG16_R(&(_MFCtrl[u8Eng].CFG2)) | u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
300 _HAL_REG16_W(&(_MFCtrl[u8Eng].CFG2), (_HAL_REG16_R(&(_MFCtrl[u8Eng].CFG2)) & ~u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
306 _HAL_REG16_W(&(_MFCtrl[u8Eng].CFG2), u16CfglItem); in HAL_MMFI_Cfg2_Set()
318 _HAL_REG16_W(&(_MFCtrl[u8Eng].CFG3), (_HAL_REG16_R(&(_MFCtrl[u8Eng].CFG3)) | u16CfgItem)); in HAL_MMFI_Cfg3_Enable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/mmfi/
H A DhalMMFilein.c125 #define _HAL_REG16_W(reg, value) do { (reg)->data = (MS_U16)((value) & 0xFFFF);} while(0) macro
212_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) | u16ctrl); in HAL_MMFI_Set_Filein_Ctrl()
216_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) & ~u16ctrl… in HAL_MMFI_Set_Filein_Ctrl()
227_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | MMFI_CFG2_FILEIN_P… in HAL_MMFI_Filein_Pause()
234_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~MMFI_CFG2_FILEIN_… in HAL_MMFI_Filein_Resume()
242 _HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), u16data); in HAL_MMFI_Set_FileinTimer()
302_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
306_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
312 _HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), u16CfglItem); in HAL_MMFI_Cfg2_Set()
319_HAL_REG16_W(&(_MFCtrl1->CFG3[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG3[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg3_Enable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/
H A DhalTSP.c151 #define _HAL_REG16_W(reg, value) (reg)->u16data = (value); macro
482 _HAL_REG16_W(&_TspCtrl5[0].Ts_If_Fi_Cfg, in _HAL_TSP_tsif_select()
1437 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Pause()
1443 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Resume()
1769 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, SET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1770 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, RESET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1927_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), RESET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_S2… in HAL_TSP_TsOutPadCfg()
1928_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_S2P)… in HAL_TSP_TsOutPadCfg()
2056 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG0), u16data); in HAL_TSP_SelPad()
2257_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)), T… in HAL_TSP_SelPad_ExtSync()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/
H A DhalTSP.c167 #define _HAL_REG16_W(reg, value) (reg)->u16data = (value); macro
433 _HAL_REG16_W(&_TspCtrl5[0].Ts_If_Fi_Cfg, in _HAL_TSP_tsif_select()
1404 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Pause()
1410 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Resume()
1737 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, SET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1738 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, RESET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1872 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), in HAL_TSP_TsOutPadCfg()
1903_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_TSOOUT), ((_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_TSOOUT)) … in HAL_TSP_TsOutPadCfg()
1942 _HAL_REG16_W(&(_TspCtrl3[0].ModeCfg), in HAL_TSP_SelPad()
1951 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG0), u16data); in HAL_TSP_SelPad()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/mmfi/
H A DhalMMFilein.c125 #define _HAL_REG16_W(reg, value) do { (reg)->data = (MS_U16)((value) & 0xFFFF);} while(0) macro
212_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) | u16ctrl); in HAL_MMFI_Set_Filein_Ctrl()
216_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) & ~u16ctrl… in HAL_MMFI_Set_Filein_Ctrl()
227_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | MMFI_CFG2_FILEIN_P… in HAL_MMFI_Filein_Pause()
234_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~MMFI_CFG2_FILEIN_… in HAL_MMFI_Filein_Resume()
242 _HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), u16data); in HAL_MMFI_Set_FileinTimer()
302_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
306_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
312 _HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), u16CfglItem); in HAL_MMFI_Cfg2_Set()
324_HAL_REG16_W(&(_MFCtrl1->CFG3[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG3[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg3_Enable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/mmfi/
H A DhalMMFilein.c125 #define _HAL_REG16_W(reg, value) do { (reg)->data = (MS_U16)((value) & 0xFFFF);} while(0) macro
212_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) | u16ctrl); in HAL_MMFI_Set_Filein_Ctrl()
216_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) & ~u16ctrl… in HAL_MMFI_Set_Filein_Ctrl()
227_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | MMFI_CFG2_FILEIN_P… in HAL_MMFI_Filein_Pause()
234_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~MMFI_CFG2_FILEIN_… in HAL_MMFI_Filein_Resume()
242 _HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), u16data); in HAL_MMFI_Set_FileinTimer()
302_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
306_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
312 _HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), u16CfglItem); in HAL_MMFI_Cfg2_Set()
324_HAL_REG16_W(&(_MFCtrl1->CFG3[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG3[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg3_Enable()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/mmfi/
H A DhalMMFilein.c124 #define _HAL_REG16_W(reg, value) do { (reg)->data = (MS_U16)((value) & 0xFFFF);} while(0) macro
201_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) | u16ctrl); in HAL_MMFI_Set_Filein_Ctrl()
205_HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), _HAL_REG16_R(&(_MFCtrl[u8Eng].FileIn_Ctrl)) & ~u16ctrl… in HAL_MMFI_Set_Filein_Ctrl()
216_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | MMFI_CFG2_FILEIN_P… in HAL_MMFI_Filein_Pause()
223_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), _HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~MMFI_CFG2_FILEIN_… in HAL_MMFI_Filein_Resume()
231 _HAL_REG16_W(&(_MFCtrl[u8Eng].FileIn_Ctrl), u16data); in HAL_MMFI_Set_FileinTimer()
291_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) | u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
295_HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), (_HAL_REG16_R(&(_MFCtrl1->CFG2[u8Eng])) & ~u16CfgItem)); in HAL_MMFI_Cfg2_Enable()
301 _HAL_REG16_W(&(_MFCtrl1->CFG2[u8Eng]), u16CfglItem); in HAL_MMFI_Cfg2_Set()
379_HAL_REG16_W(&(_MFCtrl[u8Eng].PktChkSize), (_HAL_REG16_R(&(_MFCtrl[u8Eng].PktChkSize)) & ~MMFI_PKT… in HAL_MMFI_PktChkSize_Set()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/
H A DhalTSP.c165 #define _HAL_REG16_W(reg, value) (reg)->u16data = (value); macro
496 _HAL_REG16_W(&_TspCtrl5[0].Ts_If_Fi_Cfg, in _HAL_TSP_tsif_select()
1451 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Pause()
1457 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Resume()
1791 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, SET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1792 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, RESET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1949_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), RESET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_S2… in HAL_TSP_TsOutPadCfg()
1950_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_S2P)… in HAL_TSP_TsOutPadCfg()
2078 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG0), u16data); in HAL_TSP_SelPad()
2279_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)), T… in HAL_TSP_SelPad_ExtSync()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tsp/
H A DhalTSP.c157 #define _HAL_REG16_W(reg, value) (reg)->u16data = (value); macro
364 _HAL_REG16_W(&_TspCtrl5[0].Ts_If_Fi_Cfg, in _HAL_TSP_tsif_select()
1409 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Pause()
1415 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Resume()
1863_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), ((_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_S2P)) & ~TS_… in HAL_TSP_TsOutPadCfg()
1894_HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_TSOOUT), ((_HAL_REG16_R(&(_TspCtrl5[0].TS_MUX_CFG_TSOOUT)) … in HAL_TSP_TsOutPadCfg()
1943 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG0), u16data); in HAL_TSP_SelPad()
2094_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)), T… in HAL_TSP_SelPad_ExtSync()
2098_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), RESET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)),… in HAL_TSP_SelPad_ExtSync()
2142_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)), T… in HAL_TSP_SelPad_Parl()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/
H A DhalTSP.c170 #define _HAL_REG16_W(reg, value) (reg)->u16data = (value); macro
502 _HAL_REG16_W(&_TspCtrl5[0].Ts_If_Fi_Cfg, in _HAL_TSP_tsif_select()
1473 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Pause()
1479 _HAL_REG16_W(&_TspCtrl[0].TSP_Ctrl1, in HAL_TSP_TsDma_Resume()
1814 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, SET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1815 _HAL_REG16_W(&_TspCtrl5[0].HwCfg0, RESET_FLAG1(_HAL_REG16_R(&_TspCtrl5[0].HwCfg0), u16data)); in HAL_TSP_PVR_WaitFlush()
1976 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG_S2P), in HAL_TSP_TsOutPadCfg()
2083 _HAL_REG16_W(&(_TspCtrl3[0].ModeCfg), in HAL_TSP_SelPad()
2118 _HAL_REG16_W(&(_TspCtrl5[0].TS_MUX_CFG0), u16data); in HAL_TSP_SelPad()
2332_HAL_REG16_W(&(_TspCtrl5[0].Ts_If_Fi_Cfg), SET_FLAG1(_HAL_REG16_R(&(_TspCtrl5[0].Ts_If_Fi_Cfg)), T… in HAL_TSP_SelPad_ExtSync()
[all …]

12