Searched refs:REG_CLKGEN0_63_L (Results 1 – 16 of 16) sorted by relevance
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/ |
| H A D | halPNL.h | 215 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 3904 W2BYTE(REG_CLKGEN0_63_L,0x1410); //[11:8] clk_tx_mod_osd, [4:0] osd2mod in MHal_PNL_SetOSDCOutputType()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/ |
| H A D | halPNL.h | 217 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/ |
| H A D | halPNL.h | 206 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 3157 W2BYTE(REG_CLKGEN0_63_L,0x0410); //[11:8] clk_tx_mod_osd, [4:0] osd2mod in MHal_PNL_SetOSDCOutputType()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/ |
| H A D | halPNL.h | 217 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/ |
| H A D | halPNL.h | 203 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 1773 W2BYTE(REG_CLKGEN0_63_L,0x0000); //[11:8]ckg_tx_mod [3:0]ckg_osd2mod in MHal_PNL_Init_XC_Clk()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/ |
| H A D | halPNL.h | 203 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 1773 W2BYTE(REG_CLKGEN0_63_L,0x0000); //[11:8]ckg_tx_mod [3:0]ckg_osd2mod in MHal_PNL_Init_XC_Clk()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/ |
| H A D | halPNL.h | 208 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 3858 W2BYTE(REG_CLKGEN0_63_L,0x1410); //[11:8] clk_tx_mod_osd, [4:0] osd2mod in MHal_PNL_SetOSDCOutputType()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/ |
| H A D | halPNL.h | 201 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 3555 W2BYTE(REG_CLKGEN0_63_L,0x0410); //[11:8] clk_tx_mod_osd, [4:0] osd2mod in MHal_PNL_SetOSDCOutputType()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/ |
| H A D | halPNL.h | 215 #define REG_CLKGEN0_63_L (REG_CHIPTOP_BASE + 0xC6) macro
|
| H A D | halPNL.c | 3904 W2BYTE(REG_CLKGEN0_63_L,0x1410); //[11:8] clk_tx_mod_osd, [4:0] osd2mod in MHal_PNL_SetOSDCOutputType()
|