Home
last modified time | relevance | path

Searched refs:HVD_DISPCMDQ_DRAM_ST_SIZE (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DfwHVD_if.h150 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. 8 by… macro
155 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x0) //Command Queue must align (CMD + ARG) length, ex. 8 byte… macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/vpu_v3/
H A DhalVPU_EX.c3892 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
3893 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
3951 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/vpu_v3/
H A DhalVPU_EX.c4033 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4034 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4088 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/vpu_v3/
H A DhalVPU_EX.c4218 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4219 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4273 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/vpu_v3/
H A DhalVPU_EX.c4215 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4216 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4270 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/vpu_v3/
H A DhalVPU_EX.c4167 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4168 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4222 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/vpu_v3/
H A DhalVPU_EX.c4034 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4035 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4089 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/vpu_v3/
H A DhalVPU_EX.c4095 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4096 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4150 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/vpu_v3/
H A DhalVPU_EX.c4479 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4480 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4534 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/vpu_v3/
H A DhalVPU_EX.c4497 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4498 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4552 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/vpu_v3/
H A DhalVPU_EX.c4642 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4643 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4697 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/vpu_v3/
H A DhalVPU_EX.c4645 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4646 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4700 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/vpu_v3/
H A DhalVPU_EX.c4652 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4653 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4707 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/vpu_v3/
H A DhalVPU_EX.c4638 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4639 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4693 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/vpu_v3/
H A DhalVPU_EX.c4665 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4666 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4720 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/vpu_lite/
H A DhalVPU_EX.c4515 if(NewWD >= HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4516 NewWD -= HVD_DISPCMDQ_DRAM_ST_SIZE; in HAL_VPU_EX_DRAMDispCMDQueueIsFull()
4572 if (cmd_q->u32HVD_STREAM_DISPCMDQ_WD == HVD_DISPCMDQ_DRAM_ST_SIZE) in HAL_VPU_EX_DRAMStreamDispCMDQueueSend()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/
H A DfwHVD_if.h148 #define HVD_DISPCMDQ_DRAM_ST_SIZE (0x200) //Command Queue must align (CMD + ARG) length, ex. … macro

12