| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mooney/demod/ |
| H A D | halDMD_INTERN_DVBC.c | 1683 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE6, &cData); in INTERN_DVBC_GetLock() 1714 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE6, &cData); in INTERN_DVBC_GetLock() 1741 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1762 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE6, &FSM); in INTERN_DVBC_GetLock() 1832 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x32, ®_frz); in INTERN_DVBC_GetPostViterbiBer() 1833 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE+0x32, reg_frz|0x80); in INTERN_DVBC_GetPostViterbiBer() 1837 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x31, ®); in INTERN_DVBC_GetPostViterbiBer() 1840 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x30, ®); in INTERN_DVBC_GetPostViterbiBer() 1847 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x3D, ®); in INTERN_DVBC_GetPostViterbiBer() 1850 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x3C, ®); in INTERN_DVBC_GetPostViterbiBer() [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 1868 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1869 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1874 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1877 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1880 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1885 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1888 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1892 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1915 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 2004 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/k6lite/demod/ |
| H A D | halDMD_INTERN_DVBC.c | 2683 … MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE6+BANK_BASE_OFFSET*hal_demod_swtich_status, &cData); in INTERN_DVBC_GetLock() 2714 … MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE6+BANK_BASE_OFFSET*hal_demod_swtich_status, &cData); in INTERN_DVBC_GetLock() 2767 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 2788 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock() 2857 …status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x32+BANK_BASE_OFFSET*hal_demod_swtich_status, … in INTERN_DVBC_GetPostViterbiBer() 2858 …status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE+0x32+BANK_BASE_OFFSET*hal_demod_swtich_status,… in INTERN_DVBC_GetPostViterbiBer() 2862 …status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x31+BANK_BASE_OFFSET*hal_demod_swtich_status, … in INTERN_DVBC_GetPostViterbiBer() 2865 …status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x30+BANK_BASE_OFFSET*hal_demod_swtich_status, … in INTERN_DVBC_GetPostViterbiBer() 2872 …status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x3d+BANK_BASE_OFFSET*hal_demod_swtich_status, … in INTERN_DVBC_GetPostViterbiBer() 2875 …status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE+0x3c+BANK_BASE_OFFSET*hal_demod_swtich_status, … in INTERN_DVBC_GetPostViterbiBer() [all …]
|
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/macan/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1525 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1526 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1531 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1534 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1537 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1542 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1545 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1549 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1572 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1661 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1221 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1252 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1296 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1317 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maldives/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1479 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1480 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1485 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1488 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1491 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1496 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1499 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1503 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1526 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1615 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mustang/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1531 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1532 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1537 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1540 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1543 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1548 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1551 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1555 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1578 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1667 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/M7821/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1291 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1322 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1349 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1370 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/M7621/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1723 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1724 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1729 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1732 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1735 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1740 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1743 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1747 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1770 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1860 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1330 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1361 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1399 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1420 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/manhattan/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1865 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1866 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1871 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1874 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1877 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1882 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1885 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1889 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1912 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 2002 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/curry/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1291 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1322 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1349 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1370 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/messi/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1835 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1836 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1841 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1844 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1847 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1852 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1855 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1859 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1882 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1971 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/kano/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1291 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1322 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1349 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1370 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/k6/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1291 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1322 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1349 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1370 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maserati/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1625 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1626 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1631 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1634 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1637 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1642 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1645 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1649 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1672 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1762 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1291 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1322 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1349 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1370 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/maxim/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1723 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1724 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1729 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1732 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1735 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1740 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1743 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1747 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1770 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1860 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|
| H A D | halDMD_INTERN_DVBC.c | 1330 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1361 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &cData); in INTERN_DVBC_GetLock() 1399 u16Address = FEC_REG_BASE + 0x2C; //FEC: P-sync Lock, in INTERN_DVBC_GetLock() 1420 MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0xE0, &FSM); in INTERN_DVBC_GetLock()
|
| /utopia/UTPA2-700.0.x/modules/demodulator/hal/mainz/demod/ |
| H A D | halDMD_INTERN_DVBT.c | 1862 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x10, ®_frz); in INTERN_DVBT_GetPreViterbiBer() 1863 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz|0x08); in INTERN_DVBT_GetPreViterbiBer() 1868 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x18, ®); in INTERN_DVBT_GetPreViterbiBer() 1871 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x17, ®); in INTERN_DVBT_GetPreViterbiBer() 1874 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x16, ®); in INTERN_DVBT_GetPreViterbiBer() 1879 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1F, ®); in INTERN_DVBT_GetPreViterbiBer() 1882 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1E, ®); in INTERN_DVBT_GetPreViterbiBer() 1886 status &= MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x1B, ®); in INTERN_DVBT_GetPreViterbiBer() 1909 status &= MDrv_SYS_DMD_VD_MBX_WriteReg(FEC_REG_BASE + 0x10, reg_frz); in INTERN_DVBT_GetPreViterbiBer() 1998 if ( MDrv_SYS_DMD_VD_MBX_ReadReg(FEC_REG_BASE + 0x0C, &u8Temp) == FALSE ) in INTERN_DVBT_Get_TPS_Info()
|