Home
last modified time | relevance | path

Searched refs:dp (Results 1 – 25 of 61) sorted by relevance

123

/rk3399_rockchip-uboot/drivers/video/drm/
H A Danalogix_dp_reg.c37 static void analogix_dp_write(struct analogix_dp_device *dp, u32 reg, u32 val) in analogix_dp_write() argument
39 readl(dp->reg_base); in analogix_dp_write()
40 writel(val, dp->reg_base + reg); in analogix_dp_write()
41 writel(val, dp->reg_base + reg); in analogix_dp_write()
44 static u32 analogix_dp_read(struct analogix_dp_device *dp, u32 reg) in analogix_dp_read() argument
46 readl(dp->reg_base + reg); in analogix_dp_read()
48 return readl(dp->reg_base + reg); in analogix_dp_read()
51 void analogix_dp_enable_video_mute(struct analogix_dp_device *dp, bool enable) in analogix_dp_enable_video_mute() argument
56 reg = analogix_dp_read(dp, ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_enable_video_mute()
58 analogix_dp_write(dp, ANALOGIX_DP_VIDEO_CTL_1, reg); in analogix_dp_enable_video_mute()
[all …]
H A Danalogix_dp.c82 analogix_dp_enable_rx_to_enhanced_mode(struct analogix_dp_device *dp, in analogix_dp_enable_rx_to_enhanced_mode() argument
88 ret = drm_dp_dpcd_readb(&dp->aux, DP_LANE_COUNT_SET, &data); in analogix_dp_enable_rx_to_enhanced_mode()
93 ret = drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET, in analogix_dp_enable_rx_to_enhanced_mode()
97 ret = drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET, in analogix_dp_enable_rx_to_enhanced_mode()
103 static int analogix_dp_set_enhanced_mode(struct analogix_dp_device *dp) in analogix_dp_set_enhanced_mode() argument
109 enhanced_frame_en = drm_dp_enhanced_frame_cap(dp->dpcd); in analogix_dp_set_enhanced_mode()
111 ret = analogix_dp_enable_rx_to_enhanced_mode(dp, enhanced_frame_en); in analogix_dp_set_enhanced_mode()
129 ret = drm_dp_dpcd_readb(&dp->aux, DP_EDP_CONFIGURATION_CAP, in analogix_dp_set_enhanced_mode()
137 analogix_dp_enable_enhanced_mode(dp, enhanced_frame_en); in analogix_dp_set_enhanced_mode()
142 static int analogix_dp_training_pattern_dis(struct analogix_dp_device *dp) in analogix_dp_training_pattern_dis() argument
[all …]
H A Ddw-dp.c334 static int dw_dp_aux_write_data(struct dw_dp *dp, const u8 *buffer, size_t size) in dw_dp_aux_write_data() argument
345 regmap_write(dp->regmap, DPTX_AUX_DATA0 + i * 4, value); in dw_dp_aux_write_data()
351 static int dw_dp_aux_read_data(struct dw_dp *dp, u8 *buffer, size_t size) in dw_dp_aux_read_data() argument
359 regmap_read(dp->regmap, DPTX_AUX_DATA0 + i * 4, &value); in dw_dp_aux_read_data()
374 struct dw_dp *dp = dev_get_priv(aux->dev); in dw_dp_aux_transfer() local
383 ret = dw_dp_aux_write_data(dp, msg->buffer, msg->size); in dw_dp_aux_transfer()
401 regmap_write(dp->regmap, DPTX_AUX_CMD, value); in dw_dp_aux_transfer()
403 timeout = regmap_read_poll_timeout(dp->regmap, DPTX_GENERAL_INTERRUPT, in dw_dp_aux_transfer()
411 regmap_write(dp->regmap, DPTX_GENERAL_INTERRUPT, AUX_REPLY_EVENT); in dw_dp_aux_transfer()
413 regmap_read(dp->regmap, DPTX_AUX_STATUS, &value); in dw_dp_aux_transfer()
[all …]
H A Danalogix_dp.h680 void analogix_dp_enable_video_mute(struct analogix_dp_device *dp, bool enable);
681 void analogix_dp_stop_video(struct analogix_dp_device *dp);
682 void analogix_dp_init_analog_param(struct analogix_dp_device *dp);
683 void analogix_dp_init_interrupt(struct analogix_dp_device *dp);
684 void analogix_dp_reset(struct analogix_dp_device *dp);
685 void analogix_dp_swreset(struct analogix_dp_device *dp);
686 void analogix_dp_config_interrupt(struct analogix_dp_device *dp);
687 void analogix_dp_mute_hpd_interrupt(struct analogix_dp_device *dp);
688 void analogix_dp_unmute_hpd_interrupt(struct analogix_dp_device *dp);
689 enum pll_status analogix_dp_get_pll_lock_status(struct analogix_dp_device *dp);
[all …]
/rk3399_rockchip-uboot/drivers/net/
H A Dne2000_base.c105 dp83902a_priv_data_t *dp = &nic; in dp83902a_init() local
113 base = dp->base; in dp83902a_init()
125 DP_IN(base, DP_P1_PAR0+i, dp->esa[i]); in dp83902a_init()
130 dp->esa[0], in dp83902a_init()
131 dp->esa[1], in dp83902a_init()
132 dp->esa[2], in dp83902a_init()
133 dp->esa[3], in dp83902a_init()
134 dp->esa[4], in dp83902a_init()
135 dp->esa[5] ); in dp83902a_init()
137 memcpy(enetaddr, dp->esa, 6); /* Use MAC from serial EEPROM */ in dp83902a_init()
[all …]
/rk3399_rockchip-uboot/lib/efi_loader/
H A Defi_device_path.c31 .dp = {
53 struct efi_device_path *efi_dp_next(const struct efi_device_path *dp) in efi_dp_next() argument
55 if (dp == NULL) in efi_dp_next()
57 if (dp->type == DEVICE_PATH_TYPE_END) in efi_dp_next()
59 dp = ((void *)dp) + dp->length; in efi_dp_next()
60 if (dp->type == DEVICE_PATH_TYPE_END) in efi_dp_next()
62 return (struct efi_device_path *)dp; in efi_dp_next()
105 static struct efi_device_path *shorten_path(struct efi_device_path *dp) in shorten_path() argument
107 while (dp) { in shorten_path()
113 if (EFI_DP_TYPE(dp, MESSAGING_DEVICE, MSG_USB_CLASS) || in shorten_path()
[all …]
H A Defi_device_path_to_text.c34 struct efi_device_path_mac_addr *dp = in efi_convert_device_node_to_text() local
37 if (dp->if_type != 0 && dp->if_type != 1) in efi_convert_device_node_to_text()
46 dp->mac.addr[0], dp->mac.addr[1], in efi_convert_device_node_to_text()
47 dp->mac.addr[2], dp->mac.addr[3], in efi_convert_device_node_to_text()
48 dp->mac.addr[4], dp->mac.addr[5], in efi_convert_device_node_to_text()
49 dp->if_type); in efi_convert_device_node_to_text()
H A Defi_net.c217 .dp.type = DEVICE_PATH_TYPE_MESSAGING_DEVICE, in efi_net_register()
218 .dp.sub_type = DEVICE_PATH_SUB_TYPE_MSG_MAC_ADDR, in efi_net_register()
219 .dp.length = sizeof(dp_net), in efi_net_register()
222 .dp.type = DEVICE_PATH_TYPE_END, in efi_net_register()
223 .dp.sub_type = DEVICE_PATH_SUB_TYPE_END, in efi_net_register()
224 .dp.length = sizeof(dp_end), in efi_net_register()
/rk3399_rockchip-uboot/drivers/video/tegra124/
H A Ddp.c44 static inline u32 tegra_dpaux_readl(struct tegra_dp_priv *dp, u32 reg) in tegra_dpaux_readl() argument
46 return readl((u32 *)dp->regs + reg); in tegra_dpaux_readl()
49 static inline void tegra_dpaux_writel(struct tegra_dp_priv *dp, u32 reg, in tegra_dpaux_writel() argument
52 writel(val, (u32 *)dp->regs + reg); in tegra_dpaux_writel()
55 static inline u32 tegra_dc_dpaux_poll_register(struct tegra_dp_priv *dp, in tegra_dc_dpaux_poll_register() argument
65 reg_val = tegra_dpaux_readl(dp, reg); in tegra_dc_dpaux_poll_register()
79 static inline int tegra_dpaux_wait_transaction(struct tegra_dp_priv *dp) in tegra_dpaux_wait_transaction() argument
83 if (tegra_dc_dpaux_poll_register(dp, DPAUX_DP_AUXCTL, in tegra_dpaux_wait_transaction()
93 static int tegra_dc_dpaux_write_chunk(struct tegra_dp_priv *dp, u32 cmd, in tegra_dc_dpaux_write_chunk() argument
117 tegra_dpaux_writel(dp, DPAUX_DP_AUXADDR, addr); in tegra_dc_dpaux_write_chunk()
[all …]
H A DMakefile8 obj-y += dp.o
/rk3399_rockchip-uboot/drivers/phy/
H A Dphy-rockchip-naneng-edp.c92 struct phy_configure_opts_dp *dp, in rockchip_edp_phy_set_voltage() argument
97 amp = vp[dp->voltage[lane]][dp->pre[lane]].amp; in rockchip_edp_phy_set_voltage()
98 amp_scale = vp[dp->voltage[lane]][dp->pre[lane]].amp_scale; in rockchip_edp_phy_set_voltage()
99 emp = vp[dp->voltage[lane]][dp->pre[lane]].emp; in rockchip_edp_phy_set_voltage()
150 struct phy_configure_opts_dp *dp) in rockchip_edp_phy_set_voltages() argument
155 for (lane = 0; lane < dp->lanes; lane++) in rockchip_edp_phy_set_voltages()
156 rockchip_edp_phy_set_voltage(edpphy, dp, lane); in rockchip_edp_phy_set_voltages()
162 struct phy_configure_opts_dp *dp) in rockchip_edp_phy_set_rate() argument
177 switch (dp->link_rate) { in rockchip_edp_phy_set_rate()
212 if (dp->ssc) in rockchip_edp_phy_set_rate()
[all …]
H A Dphy-rockchip-samsung-hdptx.c666 struct phy_configure_opts_dp *dp) in rockchip_hdptx_phy_verify_config() argument
670 if (dp->set_rate) { in rockchip_hdptx_phy_verify_config()
671 switch (dp->link_rate) { in rockchip_hdptx_phy_verify_config()
685 switch (dp->lanes) { in rockchip_hdptx_phy_verify_config()
694 if (dp->set_voltages) { in rockchip_hdptx_phy_verify_config()
695 for (i = 0; i < dp->lanes; i++) { in rockchip_hdptx_phy_verify_config()
696 if (dp->voltage[i] > 3 || dp->pre[i] > 3) in rockchip_hdptx_phy_verify_config()
699 if (dp->voltage[i] + dp->pre[i] > 3) in rockchip_hdptx_phy_verify_config()
708 struct phy_configure_opts_dp *dp, in rockchip_hdptx_phy_set_voltage() argument
713 switch (dp->link_rate) { in rockchip_hdptx_phy_set_voltage()
[all …]
H A Dphy-rockchip-usbdp.c997 struct phy_configure_opts_dp *dp) in rockchip_dpphy_verify_config() argument
1002 if (dp->set_rate) { in rockchip_dpphy_verify_config()
1003 switch (dp->link_rate) { in rockchip_dpphy_verify_config()
1016 switch (dp->lanes) { in rockchip_dpphy_verify_config()
1030 if (dp->set_voltages) { in rockchip_dpphy_verify_config()
1032 for (i = 0; i < dp->lanes; i++) { in rockchip_dpphy_verify_config()
1033 if (dp->voltage[i] > 3 || dp->pre[i] > 3) in rockchip_dpphy_verify_config()
1040 if (dp->voltage[i] + dp->pre[i] > 3) in rockchip_dpphy_verify_config()
1049 struct phy_configure_opts_dp *dp) in dp_phy_set_rate() argument
1057 switch (dp->link_rate) { in dp_phy_set_rate()
[all …]
/rk3399_rockchip-uboot/lib/
H A Dhashtable.c781 char *data, *sp, *dp, *name, *value; in himport_r() local
798 dp = data; in himport_r()
851 for(;dp < data + size && *dp; ++dp) { in himport_r()
852 if(*dp == '\r' && in himport_r()
853 dp < data + size - 1 && *(dp+1) == '\n') in himport_r()
856 *(dp-ignored_crs) = *dp; in himport_r()
859 dp = data; in himport_r()
866 while (isblank(*dp)) in himport_r()
867 ++dp; in himport_r()
870 if (*dp == '#') { in himport_r()
[all …]
H A Drational.c55 unsigned long dp, a; in rational_best_approximation() local
62 dp = d; in rational_best_approximation()
65 n = dp; in rational_best_approximation()
86 if (2u * t > a || (2u * t == a && d0 * dp > d1 * d)) { in rational_best_approximation()
/rk3399_rockchip-uboot/drivers/spi/
H A Dmxs_spi.c195 struct mxs_dma_desc *dp; in mxs_spi_xfer_dma() local
235 dp = desc; in mxs_spi_xfer_dma()
237 dp->address = (dma_addr_t)dp; in mxs_spi_xfer_dma()
238 dp->cmd.address = (dma_addr_t)data; in mxs_spi_xfer_dma()
247 dp->cmd.data = MXS_DMA_DESC_COMMAND_DMA_READ; in mxs_spi_xfer_dma()
249 dp->cmd.data = MXS_DMA_DESC_COMMAND_DMA_WRITE; in mxs_spi_xfer_dma()
262 dp->cmd.data |= in mxs_spi_xfer_dma()
272 dp->cmd.data |= MXS_DMA_DESC_IRQ | MXS_DMA_DESC_DEC_SEM; in mxs_spi_xfer_dma()
288 dp->cmd.pio_words[0] = ctrl0; in mxs_spi_xfer_dma()
290 dp->cmd.pio_words[1] = 0; in mxs_spi_xfer_dma()
[all …]
/rk3399_rockchip-uboot/env/
H A Denvf.c179 const char *dp; in env_get_string() local
188 dp = (const char *)env->data; in env_get_string()
192 while (*dp == ' ' || *dp == '\t') in env_get_string()
193 ++dp; in env_get_string()
195 debug("ENTRY: %s\n", dp); in env_get_string()
196 if (strstr(dp, str)) { in env_get_string()
197 debug("FIND: %s\n", dp); in env_get_string()
198 return dp; in env_get_string()
202 dp += strlen(dp) + 1; in env_get_string()
203 } while (((ulong)dp < (ulong)env->data + env_size) && *dp); in env_get_string()
/rk3399_rockchip-uboot/doc/device-tree-bindings/video/
H A Dexynos-dp.txt6 compatible: should be "samsung,exynos5-dp"
48 dp@145b0000 {
49 compatible = "samsung,exynos5-dp";
56 dp@145b0000 {
H A Dexynos-fb.txt33 samsung,vl-dp: Data polarity
43 samsung,dp-enabled: 1is you want to use DP, else 0
85 samsung,vl-dp;
98 samsung,dp-enabled = <1>;
/rk3399_rockchip-uboot/include/
H A Defi_loader.h204 struct efi_device_path *efi_dp_next(const struct efi_device_path *dp);
206 struct efi_object *efi_dp_find_obj(struct efi_device_path *dp,
208 unsigned efi_dp_size(const struct efi_device_path *dp);
209 struct efi_device_path *efi_dp_dup(const struct efi_device_path *dp);
212 struct efi_device_path *efi_dp_append_node(const struct efi_device_path *dp,
H A Defi_api.h297 struct efi_device_path dp; member
309 struct efi_device_path dp; member
322 struct efi_device_path dp; member
328 struct efi_device_path dp; member
334 struct efi_device_path dp; member
343 struct efi_device_path dp; member
353 struct efi_device_path dp; member
363 struct efi_device_path dp; member
370 struct efi_device_path dp; member
/rk3399_rockchip-uboot/drivers/block/
H A Dsystemace.c121 unsigned char *dp = buffer; in systemace_read() local
214 *dp++ = val & 0xff; in systemace_read()
215 *dp++ = (val >> 8) & 0xff; in systemace_read()
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dexynos5420-smdk5420.dts64 samsung,vl-dp;
77 samsung,dp-enabled = <1>;
118 dp@145b0000 {
/rk3399_rockchip-uboot/drivers/video/
H A Dipu_disp.c380 static void ipu_dp_csc_setup(int dp, struct dp_csc_param_t dp_csc_param, in ipu_dp_csc_setup() argument
422 int dp; in ipu_dp_init() local
427 dp = DP_SYNC; in ipu_dp_init()
430 dp = DP_SYNC; in ipu_dp_init()
433 dp = DP_ASYNC0; in ipu_dp_init()
500 ipu_dp_csc_setup(dp, dp_csc_array[bg_csc_type][fg_csc_type], 1); in ipu_dp_init()
507 int dp; in ipu_dp_uninit() local
511 dp = DP_SYNC; in ipu_dp_uninit()
514 dp = DP_SYNC; in ipu_dp_uninit()
517 dp = DP_ASYNC0; in ipu_dp_uninit()
[all …]
/rk3399_rockchip-uboot/common/
H A DxyzModem.c158 char *dp = delim; in parse_num() local
159 while (*dp && (c != *dp)) in parse_num()
160 dp++; in parse_num()
161 if (*dp) in parse_num()

123