Home
last modified time | relevance | path

Searched refs:PLL_APLL (Results 1 – 25 of 70) sorted by relevance

123

/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Drk3036-cru.h12 #define PLL_APLL 1 macro
H A Drk3188-cru-common.h12 #define PLL_APLL 1 macro
H A Drk3128-cru.h11 #define PLL_APLL 1 macro
H A Drk3228-cru.h11 #define PLL_APLL 1 macro
H A Drv1108-cru.h11 #define PLL_APLL 0 macro
H A Drk3308-cru.h20 #define PLL_APLL 1 macro
H A Dpx30-cru.h20 #define PLL_APLL 1 macro
H A Drk3288-cru.h9 #define PLL_APLL 1 macro
H A Drk3328-cru.h11 #define PLL_APLL 1 macro
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3036-cru.h11 #define PLL_APLL 1 macro
H A Drk3188-cru-common.h11 #define PLL_APLL 1 macro
H A Drk3128-cru.h11 #define PLL_APLL 1 macro
H A Drk3228-cru.h11 #define PLL_APLL 1 macro
H A Drv1108-cru.h11 #define PLL_APLL 0 macro
H A Drk3328-cru.h11 #define PLL_APLL 1 macro
H A Drk3288-cru.h11 #define PLL_APLL 1 macro
H A Dpx30-cru.h7 #define PLL_APLL 1 macro
H A Drk3308-cru.h11 #define PLL_APLL 1 macro
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3188.c217 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
228 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
794 2, clks[PLL_APLL], clks[PLL_GPLL], in rk3066a_clk_init()
819 2, clks[PLL_APLL], clks[PLL_GPLL], in rk3188a_clk_init()
H A Dclk-rk3036.c143 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
486 2, clks[PLL_APLL], clks[PLL_GPLL], in rk3036_clk_init()
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3128.c66 RK3128_CLK_DUMP(PLL_APLL, "apll", true),
81 [APLL] = PLL(pll_rk3036, PLL_APLL, RK2928_PLL_CON(0),
535 case PLL_APLL: in rk3128_clk_get_rate()
599 case PLL_APLL: in rk3128_clk_set_rate()
H A Dclk_rk322x.c67 RK322x_CLK_DUMP(PLL_APLL, "apll", true),
82 [APLL] = PLL(pll_rk3036, PLL_APLL, RK2928_PLL_CON(0),
582 case PLL_APLL: in rk322x_clk_get_rate()
643 case PLL_APLL: in rk322x_clk_set_rate()
H A Dclk_rk3328.c90 RK3328_CLK_DUMP(PLL_APLL, "apll", true),
106 [APLL] = PLL(pll_rk3328, PLL_APLL, RK3328_PLL_CON(0),
800 case PLL_APLL: in rk3328_clk_get_rate()
873 case PLL_APLL: in rk3328_clk_set_rate()
H A Dclk_rk3066.c48 RK3066_CLK_DUMP(PLL_APLL, "apll", true),
513 case PLL_APLL: in rk3066_clk_set_rate()
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3288/
H A Drk3288.c269 clk.id = PLL_APLL; in veyron_init()

123