| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | ste-dbx5x0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/mfd/dbx500-prcmu.h> 9 #include <dt-bindings/arm/ux500_pm_domains.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/thermal/thermal.h> 14 #address-cells = <1>; 15 #size-cells = <1>; 37 #address-cells = <1>; [all …]
|
| H A D | sun6i-a31.dtsi | 4 * Maxime Ripard <maxime.ripard@free-electrons.com> 6 * This file is dual-licensed: you can use it either under the terms 45 #include <dt-bindings/interrupt-controller/arm-gic.h> 46 #include <dt-bindings/thermal/thermal.h> 48 #include <dt-bindings/clock/sun6i-a31-ccu.h> 49 #include <dt-bindings/reset/sun6i-a31-ccu.h> 52 interrupt-parent = <&gic>; 53 #address-cells = <1>; 54 #size-cells = <1>; 61 #address-cells = <1>; [all …]
|
| H A D | sama5d2.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama5d2.dtsi - Device Tree Include file for SAMA5D2 family SoC 9 #include <dt-bindings/dma/at91.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/iio/adc/at91-sama5d2_adc.h> 15 #address-cells = <1>; 16 #size-cells = <1>; 19 interrupt-parent = <&aic>; 27 #address-cells = <1>; [all …]
|
| H A D | sunxi-h3-h5.dtsi | 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/clock/sun8i-de2.h> 44 #include <dt-bindings/clock/sun8i-h3-ccu.h> 45 #include <dt-bindings/clock/sun8i-r-ccu.h> 46 #include <dt-bindings/interrupt-controller/arm-gic.h> 47 #include <dt-bindings/reset/sun8i-de2.h> 48 #include <dt-bindings/reset/sun8i-h3-ccu.h> 49 #include <dt-bindings/reset/sun8i-r-ccu.h> 52 interrupt-parent = <&gic>; 53 #address-cells = <1>; [all …]
|
| H A D | r8a7793.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car M2-N (R8A77930) SoC 5 * Copyright (C) 2014-2015 Renesas Electronics Corporation 8 #include <dt-bindings/clock/r8a7793-cpg-mssr.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/power/r8a7793-sysc.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 37 compatible = "fixed-clock"; [all …]
|
| H A D | r8a7745.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2016-2017 Cogent Embedded Inc. 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a7745-cpg-mssr.h> 11 #include <dt-bindings/power/r8a7745-sysc.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 41 compatible = "fixed-clock"; 42 #clock-cells = <0>; [all …]
|
| H A D | stm32mp151.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp1-clks.h> 8 #include <dt-bindings/reset/stm32mp1-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
| H A D | r8a7791.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car M2-W (R8A77910) SoC 5 * Copyright (C) 2013-2015 Renesas Electronics Corporation 6 * Copyright (C) 2013-2014 Renesas Solutions Corp. 10 #include <dt-bindings/clock/r8a7791-cpg-mssr.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/power/r8a7791-sysc.h> 17 #address-cells = <2>; 18 #size-cells = <2>; [all …]
|
| H A D | vfxxx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 #include "vf610-pinfunc.h" 6 #include <dt-bindings/clock/vf610-clock.h> 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include <dt-bindings/gpio/gpio.h> 32 compatible = "fixed-clock"; 33 #clock-cells = <0>; 34 clock-frequency = <24000000>; 38 compatible = "fixed-clock"; 39 #clock-cells = <0>; [all …]
|
| H A D | r8a7743.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2016-2017 Cogent Embedded Inc. 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a7743-cpg-mssr.h> 11 #include <dt-bindings/power/r8a7743-sysc.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 24 compatible = "fixed-clock"; 25 #clock-cells = <0>; [all …]
|
| H A D | r8a7744.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a7744-cpg-mssr.h> 11 #include <dt-bindings/power/r8a7744-sysc.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 24 compatible = "fixed-clock"; 25 #clock-cells = <0>; 26 clock-frequency = <0>; [all …]
|
| H A D | r8a7794.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car E2 (R8A77940) SoC 9 #include <dt-bindings/clock/r8a7794-cpg-mssr.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/power/r8a7794-sysc.h> 16 #address-cells = <2>; 17 #size-cells = <2>; 39 compatible = "fixed-clock"; 40 #clock-cells = <0>; [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/renesas/ |
| H A D | r8a77961.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car M3-W+ (R8A77961) SoC 5 * Copyright (C) 2016-2017 Renesas Electronics Corp. 8 #include <dt-bindings/clock/r8a77961-cpg-mssr.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/r8a77961-sysc.h> 16 #address-cells = <2>; 17 #size-cells = <2>; 25 compatible = "fixed-clock"; 26 #clock-cells = <0>; [all …]
|
| H A D | r8a774a1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a774a1-cpg-mssr.h> 11 #include <dt-bindings/power/r8a774a1-sysc.h> 17 #address-cells = <2>; 18 #size-cells = <2>; 37 compatible = "fixed-clock"; 38 #clock-cells = <0>; 39 clock-frequency = <0>; [all …]
|
| H A D | r8a774b1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a774b1-cpg-mssr.h> 11 #include <dt-bindings/power/r8a774b1-sysc.h> 17 #address-cells = <2>; 18 #size-cells = <2>; 26 compatible = "fixed-clock"; 27 #clock-cells = <0>; 28 clock-frequency = <0>; [all …]
|
| H A D | r8a77965.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car M3-N (R8A77965) SoC 11 #include <dt-bindings/clock/r8a77965-cpg-mssr.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/power/r8a77965-sysc.h> 19 #address-cells = <2>; 20 #size-cells = <2>; 39 compatible = "fixed-clock"; 40 #clock-cells = <0>; 41 clock-frequency = <0>; [all …]
|
| H A D | r8a77960.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car M3-W (R8A77960) SoC 5 * Copyright (C) 2016-2017 Renesas Electronics Corp. 8 #include <dt-bindings/clock/r8a7796-cpg-mssr.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/r8a7796-sysc.h> 16 #address-cells = <2>; 17 #size-cells = <2>; 36 compatible = "fixed-clock"; 37 #clock-cells = <0>; [all …]
|
| H A D | r8a77951.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car H3 (R8A77951) SoC 8 #include <dt-bindings/clock/r8a7795-cpg-mssr.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/r8a7795-sysc.h> 16 #address-cells = <2>; 17 #size-cells = <2>; 36 compatible = "fixed-clock"; 37 #clock-cells = <0>; 38 clock-frequency = <0>; [all …]
|
| H A D | r8a774e1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r8a774e1-cpg-mssr.h> 11 #include <dt-bindings/power/r8a774e1-sysc.h> 17 #address-cells = <2>; 18 #size-cells = <2>; 26 compatible = "fixed-clock"; 27 #clock-cells = <0>; 28 clock-frequency = <0>; [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/serial/ |
| H A D | mrvl,pxa-ssp.txt | 5 - compatible: Must be one of 6 mrvl,pxa25x-ssp 7 mvrl,pxa25x-nssp 8 mrvl,pxa27x-ssp 9 mrvl,pxa3xx-ssp 10 mvrl,pxa168-ssp 11 mrvl,pxa910-ssp 12 mrvl,ce4100-ssp 14 - reg: The memory base 15 - dmas: Two dma phandles, one for rx, one for tx [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/dma/ |
| H A D | fsl-edma.txt | 3 The eDMA channels have multiplex capability by programmble memory-mapped 5 specific DMA request source can only be multiplexed by any channel of certain 10 - compatible : 11 - "fsl,vf610-edma" for eDMA used similar to that on Vybrid vf610 SoC 12 - "fsl,imx7ulp-edma" for eDMA2 used similar to that on i.mx7ulp 13 - "fsl,ls1028a-edma" followed by "fsl,vf610-edma" for eDMA used on the 15 - reg : Specifies base physical address(s) and size of the eDMA registers. 19 - interrupts : A list of interrupt-specifiers, one for each entry in 20 interrupt-names on vf610 similar SoC. But for i.mx7ulp per channel 22 error interrupt(located in the last), no interrupt-names list on [all …]
|
| H A D | arm-pl330.txt | 1 * ARM PrimeCell PL330 DMA Controller 3 The ARM PrimeCell PL330 DMA controller can move blocks of memory contents 7 - compatible: should include both "arm,pl330" and "arm,primecell". 8 - reg: physical base address of the controller and length of memory mapped 10 - interrupts: interrupt number to the cpu. 13 - dma-coherent : Present if dma operations are coherent 14 - #dma-cells: must be <1>. used to represent the number of integer 16 - dma-channels: contains the total number of DMA channels supported by the DMAC 17 - dma-requests: contains the total number of DMA requests supported by the DMAC 18 - arm,pl330-broken-no-flushp: quirk for avoiding to execute DMAFLUSHP [all …]
|
| H A D | ti-edma.txt | 4 Controller(s) (TC). The CC is the main entry for DMA users since it is 5 responsible for the DMA channel handling, while the TCs are responsible to 6 execute the actual DMA tansfer. 8 ------------------------------------------------------------------------------ 12 -------------------- 13 - compatible: Should be: 14 - "ti,edma3-tpcc" for the channel controller(s) on OMAP, 16 - "ti,k2g-edma3-tpcc", "ti,edma3-tpcc" for the 18 - #dma-cells: Should be set to <2>. The first number is the DMA request 20 - reg: Memory map of eDMA CC [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/ |
| H A D | atmel-usart.txt | 4 - compatible: Should be one of the following: 5 - "atmel,at91rm9200-usart" 6 - "atmel,at91sam9260-usart" 7 - "microchip,sam9x60-usart" 8 - "atmel,at91rm9200-dbgu", "atmel,at91rm9200-usart" 9 - "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart" 10 - "microchip,sam9x60-dbgu", "microchip,sam9x60-usart" 11 - reg: Should contain registers location and length 12 - interrupts: Should contain interrupt 13 - clock-names: tuple listing input clock names. [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/usb/ |
| H A D | am33xx-usb.txt | 3 - compatible: ti,am33xx-usb 4 - reg: offset and length of the usbss register sets 5 - ti,hwmods : must be "usb_otg_hs" 9 node and its PHY node are optional. The DMA node is also optional. 13 - compatible: ti,am335x-usb-ctrl-module 14 - reg: offset and length of the "USB control registers" in the "Control 17 - reg-names: "phy_ctrl" for the "USB control registers" and "wakeup" for 22 compatible: ti,am335x-usb-phy 25 reg-names: phy 31 - compatible: ti,musb-am33xx [all …]
|