Home
last modified time | relevance | path

Searched +full:3 +full:- +full:c22 (Results 1 – 25 of 223) sorted by relevance

123456789

/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dorion5x-netgear-wnr854t.dts9 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/input/input.h>
13 #include "orion5x-mv88f5181.dtsi"
16 model = "Netgear WNR854-t";
17 compatible = "netgear,wnr854t", "marvell,orion5x-88f5181",
29 stdout-path = "serial0:115200n8";
38 gpio-keys {
39 compatible = "gpio-keys";
40 pinctrl-0 = <&pmx_reset_button>;
[all …]
H A Daspeed-ast2600-evb.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 /dts-v1/;
6 #include "aspeed-g6.dtsi"
10 compatible = "aspeed,ast2600-evb-a1", "aspeed,ast2600";
29 ethphy1: ethernet-phy@0 {
30 compatible = "ethernet-phy-ieee802.3-c22";
38 ethphy2: ethernet-phy@0 {
39 compatible = "ethernet-phy-ieee802.3-c22";
47 ethphy3: ethernet-phy@0 {
48 compatible = "ethernet-phy-ieee802.3-c22";
[all …]
H A Dmoxart-uc7112lx.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /* moxart-uc7112lx.dts - Device Tree file for MOXA UC-7112-LX
7 /dts-v1/;
11 model = "MOXA UC-7112-LX";
12 compatible = "moxa,moxart-uc-7112-lx", "moxa,moxart";
21 compatible = "fixed-clock";
22 #clock-cells = <0>;
23 clock-frequency = <12000000>;
28 compatible = "numonyx,js28f128", "cfi-flash";
30 bank-width = <2>;
[all …]
H A Dkirkwood-guruplug-server-plus.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
9 …compatible = "globalscale,guruplug-server-plus", "globalscale,guruplug", "marvell,kirkwood-88f6281…
18 stdout-path = &uart0;
22 pinctrl: pin-controller@10000 {
23 pmx_led_health_r: pmx-led-health-r {
27 pmx_led_health_g: pmx-led-health-g {
31 pmx_led_wmode_r: pmx-led-wmode-r {
35 pmx_led_wmode_g: pmx-led-wmode-g {
[all …]
H A Dkeystone-k2e-evm.dts1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/
7 /dts-v1/;
10 #include "keystone-k2e.dtsi"
13 compatible = "ti,k2e-evm", "ti,k2e", "ti,keystone";
16 reserved-memory {
17 #address-cells = <2>;
18 #size-cells = <2>;
21 dsp_common_memory: dsp-common-memory@81f800000 {
22 compatible = "shared-dma-pool";
[all …]
H A Dkeystone-k2l-evm.dts1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-2017 Texas Instruments Incorporated - http://www.ti.com/
7 /dts-v1/;
10 #include "keystone-k2l.dtsi"
13 compatible = "ti,k2l-evm", "ti,k2l", "ti,keystone";
16 reserved-memory {
17 #address-cells = <2>;
18 #size-cells = <2>;
21 dsp_common_memory: dsp-common-memory@81f800000 {
22 compatible = "shared-dma-pool";
[all …]
H A Dkeystone-k2hk-evm.dts1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/
7 /dts-v1/;
10 #include "keystone-k2hk.dtsi"
13 compatible = "ti,k2hk-evm", "ti,k2hk", "ti,keystone";
16 reserved-memory {
17 #address-cells = <2>;
18 #size-cells = <2>;
21 dsp_common_memory: dsp-common-memory@81f800000 {
22 compatible = "shared-dma-pool";
[all …]
H A Dimx6ul-tx6ul-mainboard.dts2 * Copyright 2015 Lothar Waßmann <LW@KARO-electronics.de>
4 * This file is dual-licensed: you can use it either under the terms
42 /dts-v1/;
44 #include "imx6ul-tx6ul.dtsi"
47 model = "Ka-Ro electronics TXUL-0010 Module on TXUL Mainboard";
48 compatible = "karo,imx6ul-tx6ul", "fsl,imx6ul";
51 lcdif-24bit-pins-a = &pinctrl_disp0_3;
53 /delete-property/ mmc1;
57 /delete-node/ sound;
61 xceiver-supply = <&reg_3v3>;
[all …]
H A Dimx7d-cl-som-imx7.dts2 * Support for CompuLab CL-SOM-iMX7 System-on-Module
4 * Copyright (C) 2015 CompuLab Ltd. - http://www.compulab.co.il/
7 * This file is dual-licensed: you can use it either under the terms
13 /dts-v1/;
18 model = "CompuLab CL-SOM-iMX7";
19 compatible = "compulab,cl-som-imx7", "fsl,imx7d";
23 reg = <0x80000000 0x10000000>; /* 256 MB - minimal configuration */
26 reg_usb_otg1_vbus: regulator-vbus {
27 compatible = "regulator-fixed";
28 regulator-name = "usb_otg1_vbus";
[all …]
H A Dimx6ul-geam.dts1 // SPDX-License-Identifier: GPL-2.0 OR X11
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
15 compatible = "engicam,imx6ul-geam", "fsl,imx6ul";
23 compatible = "pwm-backlight";
25 brightness-levels = < 0 1 2 3 4 5 6 7 8 9
36 default-brightness-level = <100>;
40 stdout-path = &uart1;
43 reg_1p8v: regulator-1p8v {
[all …]
/OK3568_Linux_fs/kernel/arch/mips/boot/dts/cavium-octeon/
H A Dubnt_e100.dts1 // SPDX-License-Identifier: GPL-2.0-only
15 phy5: ethernet-phy@5 {
17 compatible = "ethernet-phy-ieee802.3-c22";
19 phy6: ethernet-phy@6 {
21 compatible = "ethernet-phy-ieee802.3-c22";
23 phy7: ethernet-phy@7 {
25 compatible = "ethernet-phy-ieee802.3-c22";
32 phy-handle = <&phy7>;
33 rx-delay = <0>;
34 tx-delay = <0x10>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3568-evb2-lp4x-v10.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
12 #include "rk3568-evb.dtsi"
16 compatible = "rockchip,rk3568-evb2-lp4x-v10", "rockchip,rk3568";
18 rk_headset: rk-headset {
21 pinctrl-names = "default";
22 pinctrl-0 = <&hp_det>;
25 vcc2v5_sys: vcc2v5-ddr {
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3568-evb.dts2 * SPDX-License-Identifier: GPL-2.0+
7 /dts-v1/;
9 #include "rk3568-u-boot.dtsi"
10 #include <dt-bindings/input/input.h>
14 compatible = "rockchip,rk3568-evb", "rockchip,rk3568";
16 adc-keys {
17 compatible = "adc-keys";
18 io-channels = <&saradc 0>;
19 io-channel-names = "buttons";
20 keyup-threshold-microvolt = <1800000>;
[all …]
H A DOK3568-C.dts2 * SPDX-License-Identifier: GPL-2.0+
7 /dts-v1/;
9 #include "rk3568-u-boot.dtsi"
10 #include <dt-bindings/input/input.h>
13 model = "Forlinx OK3568-C";
16 adc-keys {
17 compatible = "adc-keys";
18 io-channels = <&saradc 0>;
19 io-channel-names = "buttons";
20 keyup-threshold-microvolt = <1800000>;
[all …]
H A D.OK3568-C.dtb.pre.tmp
H A Dkeystone-k2l-evm.dts10 /dts-v1/;
13 #include "keystone-k2l.dtsi"
16 compatible = "ti,k2l-evm","ti,keystone";
22 #clock-cells = <0>;
23 compatible = "fixed-clock";
24 clock-frequency = <122880000>;
25 clock-output-names = "refclk-sys";
48 #address-cells = <2>;
49 #size-cells = <1>;
50 clock-ranges;
[all …]
H A Dkeystone-k2e-evm.dts2 * Copyright 2013-2014 Texas Instruments, Inc.
10 /dts-v1/;
13 #include "keystone-k2e.dtsi"
16 compatible = "ti,k2e-evm","ti,keystone";
23 #clock-cells = <0>;
24 compatible = "fixed-clock";
25 clock-frequency = <100000000>;
26 clock-output-names = "refclk-sys";
30 #clock-cells = <0>;
31 compatible = "fixed-clock";
[all …]
H A Dkeystone-k2hk-evm.dts2 * Copyright 2013-2014 Texas Instruments, Inc.
10 /dts-v1/;
13 #include "keystone-k2hk.dtsi"
16 compatible = "ti,k2hk-evm","ti,keystone";
22 #clock-cells = <0>;
23 compatible = "fixed-clock";
24 clock-frequency = <122880000>;
25 clock-output-names = "refclk-sys";
29 #clock-cells = <0>;
30 compatible = "fixed-clock";
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/
H A Dhisilicon-hip04-net.txt6 - compatible: should be "hisilicon,hip04-mac".
7 - reg: address and length of the register set for the device.
8 - interrupts: interrupt for the device.
9 - port-handle: <phandle port channel>
14 - phy-mode: see ethernet.txt [1].
17 - phy-handle: see ethernet.txt [1].
28 - compatible: "hisilicon,hip04-ppe", "syscon".
29 - reg: address and length of the register set for the device.
36 - compatible: should be "hisilicon,mdio".
37 - Inherits from MDIO bus node binding [2]
[all …]
H A Dbrcm,bcmgenet.txt4 - compatible: should contain one of "brcm,genet-v1", "brcm,genet-v2",
5 "brcm,genet-v3", "brcm,genet-v4", "brcm,genet-v5", "brcm,bcm2711-genet-v5".
6 - reg: address and length of the register set for the device
7 - interrupts and/or interrupts-extended: must be two cells, the first cell
10 optional third interrupt cell for Wake-on-LAN can be specified.
11 See Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
13 - phy-mode: see ethernet.txt file in the same directory
14 - #address-cells: should be 1
15 - #size-cells: should be 1
18 - clocks: When provided, must be two phandles to the functional clocks nodes
[all …]
H A Dethernet-phy.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
14 # The dt-schema tools will generate a select statement first by using
21 pattern: "^ethernet-phy(@[a-f0-9]+)?$"
24 - $nodename
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/samsung/sxgbe/
H A Dsxgbe_mdio.c1 // SPDX-License-Identifier: GPL-2.0-only
31 unsigned long fin_time = jiffies + 3 * HZ; /* 3 seconds */ in sxgbe_mdio_busy_wait()
39 return -EBUSY; in sxgbe_mdio_busy_wait()
48 ((sp->clk_csr & 0x7) << 19) | SXGBE_MII_BUSY; in sxgbe_mdio_ctrl_data()
49 writel(reg, sp->ioaddr + sp->hw->mii.data); in sxgbe_mdio_ctrl_data()
60 writel(reg, sp->ioaddr + sp->hw->mii.addr); in sxgbe_mdio_c45()
70 writel(1 << phyaddr, sp->ioaddr + SXGBE_MDIO_CLAUSE22_PORT_REG); in sxgbe_mdio_c22()
74 writel(reg, sp->ioaddr + sp->hw->mii.addr); in sxgbe_mdio_c22()
82 const struct mii_regs *mii = &sp->hw->mii; in sxgbe_mdio_access()
85 rc = sxgbe_mdio_busy_wait(sp->ioaddr, mii->data); in sxgbe_mdio_access()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/mdio/
H A Dmdio-cavium.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2009-2016 Cavium, Inc.
11 #include "mdio-cavium.h"
18 if (m == p->mode) in cavium_mdiobus_set_mode()
21 smi_clk.u64 = oct_mdio_readq(p->register_base + SMI_CLK); in cavium_mdiobus_set_mode()
24 oct_mdio_writeq(smi_clk.u64, p->register_base + SMI_CLK); in cavium_mdiobus_set_mode()
25 p->mode = m; in cavium_mdiobus_set_mode()
39 oct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT); in cavium_mdiobus_c45_addr()
47 oct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD); in cavium_mdiobus_c45_addr()
54 smi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT); in cavium_mdiobus_c45_addr()
[all …]
/OK3568_Linux_fs/u-boot/include/
H A Dphy.h5 * SPDX-License-Identifier: GPL-2.0+
74 * UID--as defined by registers 2 and 3--is. The 32-bit result
164 struct mii_dev *bus = phydev->bus; in phy_read()
166 return bus->read(bus, phydev->addr, devad, regnum); in phy_read()
172 struct mii_dev *bus = phydev->bus; in phy_write()
174 return bus->write(bus, phydev->addr, devad, regnum, val); in phy_write()
194 struct phy_driver *drv = phydev->drv; in phy_read_mmd()
197 return -EINVAL; in phy_read_mmd()
199 /* driver-specific access */ in phy_read_mmd()
200 if (drv->read_mmd) in phy_read_mmd()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h6-orangepi-one-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include "sun50i-h6-orangepi.dtsi"
9 compatible = "xunlong,orangepi-one-plus", "allwinner,sun50i-h6";
15 reg_gmac_3v3: gmac-3v3 {
16 compatible = "regulator-fixed";
17 regulator-name = "vcc-gmac-3v3";
18 regulator-min-microvolt = <3300000>;
19 regulator-max-microvolt = <3300000>;
20 startup-delay-us = <100000>;
21 enable-active-high;
[all …]

123456789