History log of /rk3399_ARM-atf/ (Results 13726 – 13750 of 18314)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
300afb3809-Jan-2019 Antonio Niño Díaz <antonio.ninodiaz@arm.com>

Merge pull request #1743 from JoelHutton/jh/fixcssdriver

juno:Fix CSS_USE_SCMI_SDS_DRIVER=0 configuration

3af72d5708-Jan-2019 Joel Hutton <Joel.Hutton@Arm.com>

juno:Fix CSS_USE_SCMI_SDS_DRIVER=0 configuration

A previous commit 89f2e589856f ("plat/arm: remove weak implemention of
'plat_arm_psci_override_pm_ops' function") introduced a problem with the
CSS_U

juno:Fix CSS_USE_SCMI_SDS_DRIVER=0 configuration

A previous commit 89f2e589856f ("plat/arm: remove weak implemention of
'plat_arm_psci_override_pm_ops' function") introduced a problem with the
CSS_USE_SCMI_SDS_DRIVER configuration. In juno_pm.c the
css_scmi_override_pm_ops function was used regardless of whether the
flag was set. This patch ifdefs the function to restore the original
behaviour.

Change-Id: I508025ba70cf3a9250cc6270c1df209179c37ae7
Signed-off-by: Joel Hutton <Joel.Hutton@Arm.com>

show more ...

7825d71908-Jan-2019 Antonio Niño Díaz <antonio.ninodiaz@arm.com>

Merge pull request #1734 from marex/arm/master/update-rcar-2.0.0

Arm/master/update rcar 2.0.0


drivers/renesas/rcar/auth/auth_mod.c
drivers/renesas/rcar/cpld/ulcb_cpld.c
drivers/renesas/rcar/cpld/ulcb_cpld.h
drivers/renesas/rcar/delay/micro_delay.c
drivers/renesas/rcar/delay/micro_delay.h
drivers/renesas/rcar/pwrc/pwrc.c
drivers/renesas/rcar/scif/scif.S
drivers/renesas/rcar/watchdog/swdt.c
drivers/staging/renesas/rcar/ddr/ddr_a/ddr_init_e3.c
drivers/staging/renesas/rcar/ddr/ddr_a/ddr_init_e3.h
drivers/staging/renesas/rcar/ddr/ddr_b/boot_init_dram.c
drivers/staging/renesas/rcar/ddr/ddr_b/boot_init_dram_config.c
drivers/staging/renesas/rcar/ddr/ddr_b/boot_init_dram_regdef.h
drivers/staging/renesas/rcar/ddr/ddr_b/init_dram_tbl_m3n.h
drivers/staging/renesas/rcar/ddr/dram_sub_func.c
drivers/staging/renesas/rcar/pfc/E3/pfc_init_e3.c
drivers/staging/renesas/rcar/pfc/H3/pfc_init_h3_v1.c
drivers/staging/renesas/rcar/pfc/H3/pfc_init_h3_v2.c
drivers/staging/renesas/rcar/pfc/M3/pfc_init_m3.c
drivers/staging/renesas/rcar/pfc/M3N/pfc_init_m3n.c
drivers/staging/renesas/rcar/qos/E3/qos_init_e3_v10.c
drivers/staging/renesas/rcar/qos/E3/qos_init_e3_v10_mstat390.h
drivers/staging/renesas/rcar/qos/E3/qos_init_e3_v10_mstat780.h
drivers/staging/renesas/rcar/qos/H3/qos_init_h3_v20.c
drivers/staging/renesas/rcar/qos/H3/qos_init_h3_v30.c
drivers/staging/renesas/rcar/qos/H3/qos_init_h3_v30_mstat195.h
drivers/staging/renesas/rcar/qos/H3/qos_init_h3_v30_mstat390.h
drivers/staging/renesas/rcar/qos/H3/qos_init_h3n_v30.c
drivers/staging/renesas/rcar/qos/H3/qos_init_h3n_v30_mstat195.h
drivers/staging/renesas/rcar/qos/H3/qos_init_h3n_v30_mstat390.h
drivers/staging/renesas/rcar/qos/M3/qos_init_m3_v11.c
drivers/staging/renesas/rcar/qos/M3N/qos_init_m3n_v10.c
drivers/staging/renesas/rcar/qos/M3N/qos_init_m3n_v10_mstat195.h
drivers/staging/renesas/rcar/qos/M3N/qos_init_m3n_v10_mstat390.h
drivers/staging/renesas/rcar/qos/qos_common.h
drivers/staging/renesas/rcar/qos/qos_init.c
plat/renesas/rcar/aarch64/plat_helpers.S
plat/renesas/rcar/aarch64/platform_common.c
plat/renesas/rcar/bl2_interrupt_error.c
plat/renesas/rcar/bl2_plat_setup.c
plat/renesas/rcar/bl31_plat_setup.c
plat/renesas/rcar/include/platform_def.h
plat/renesas/rcar/include/rcar_def.h
plat/renesas/rcar/include/rcar_version.h
plat/renesas/rcar/plat_pm.c
plat/renesas/rcar/platform.mk
c024ea6c01-Jan-2019 Ard Biesheuvel <ard.biesheuvel@linaro.org>

services/spm_deprecated: permit timer sysreg access at S-EL0

Expose the timer registers that are accessible at EL0 per the
architecture to the SPM payload running in secure EL0. Note
that this requi

services/spm_deprecated: permit timer sysreg access at S-EL0

Expose the timer registers that are accessible at EL0 per the
architecture to the SPM payload running in secure EL0. Note
that this requires NS_TIMER_SWITCH to be enable for all users
of this code.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>

show more ...

0560efb929-Dec-2018 Ard Biesheuvel <ard.biesheuvel@linaro.org>

services/spm_deprecated: update ARM platform specific asserts

Update some asserts that refer to #defines that only occur in
ARM platforms, preventing this code to be used on other platforms.
Instead

services/spm_deprecated: update ARM platform specific asserts

Update some asserts that refer to #defines that only occur in
ARM platforms, preventing this code to be used on other platforms.
Instead, use a platform agnostic name, and update all the existing
users.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>

show more ...

e68d214631-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: update renesas version to 2.0.0

Update the reported Renesas version to 2.0.0, since the DDR/QoS/PFC
table versions match the ones from that release.

Signed-off-by: Marek Vasut <mar

rcar_gen3: plat: update renesas version to 2.0.0

Update the reported Renesas version to 2.0.0, since the DDR/QoS/PFC
table versions match the ones from that release.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

ca031dff28-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: pwrc: Switch to common delay implementation

Replace the ad-hoc implementation of delay in PWRC driver
with common R-Car delay code.

Signed-off-by: Marek Vasut <marek.vasut+renes

rcar_gen3: drivers: pwrc: Switch to common delay implementation

Replace the ad-hoc implementation of delay in PWRC driver
with common R-Car delay code.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

c97c5b5e26-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: delay: Rewrite from assembler to C

Rewrite the delay code from assembler to C.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

47141b7328-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Add generic timer init

Add code to determine the platform timer frequency and configure
the generic timer accordingly early in BL2.

Signed-off-by: Marek Vasut <marek.vasut+renesas@

rcar_gen3: plat: Add generic timer init

Add code to determine the platform timer frequency and configure
the generic timer accordingly early in BL2.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

452031e627-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: scif: Use TEND flag for transmission end detection

Use the SCIF SCFSR:TEND bit to check that all data were transmitted by
the SCIF and that there are no more valid data to transm

rcar_gen3: drivers: scif: Use TEND flag for transmission end detection

Use the SCIF SCFSR:TEND bit to check that all data were transmitted by
the SCIF and that there are no more valid data to transmit in the FIFO.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

e32b622812-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: qos: Synchronize tables

Synchronize the QoS tables with Renesas ATF release 2.0.0 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

042b4d4512-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: pfc: Synchronize tables

Synchronize the pin control tables with Renesas ATF release 2.0.0 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

544cc72012-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: ddr-b: Synchronize tables

Synchronize the R-Car DDR-B driver, used on R-Car H3/M3W/M3N,
with Renesas ATF release 2.0.0 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.co

rcar_gen3: drivers: ddr-b: Synchronize tables

Synchronize the R-Car DDR-B driver, used on R-Car H3/M3W/M3N,
with Renesas ATF release 2.0.0 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

aff7e00d16-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: ddr-a: Checkpatch cleanup

Run Linux kernel checkpatch on the DDR-A init code to clean it up:
$ checkpatch.pl --fix --fix-inplace -f drivers/staging/renesas/rcar/ddr/ddr_a/*

Sign

rcar_gen3: drivers: ddr-a: Checkpatch cleanup

Run Linux kernel checkpatch on the DDR-A init code to clean it up:
$ checkpatch.pl --fix --fix-inplace -f drivers/staging/renesas/rcar/ddr/ddr_a/*

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

5e3c4bb012-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: ddr-a: Synchronize tables

Synchronize the R-Car DDR-A driver, used on R-Car E3,
with Renesas ATF release 2.0.0 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

bd57db5328-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: cpld: Move rcar_cpld_reset_cpu() into header

Move the rcar_cpld_reset_cpu() function into header file and zap the externs.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.

rcar_gen3: drivers: cpld: Move rcar_cpld_reset_cpu() into header

Move the rcar_cpld_reset_cpu() function into header file and zap the externs.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

8cbc417827-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: swdt: Access SCR in EL3

The code runs in EL3, use EL3 accessors to manipulate the interrupt bit.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

dc03e84327-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: drivers: auth-mod: Access SCTLR in EL3

The code runs in EL3, use EL3 accessors to manipulate the cache bits.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

c6ae55cc28-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Dump EL3 interrupt error registers

Since the interrupts are handled in EL3, dump the EL3 error registers
in case an error happens.

Signed-off-by: Marek Vasut <marek.vasut+renesas@g

rcar_gen3: plat: Dump EL3 interrupt error registers

Since the interrupts are handled in EL3, dump the EL3 error registers
in case an error happens.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

d48536e231-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Enable programmable CPU reset address

The reset address is programmable on the R-Car Gen3, enable it.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

3238542731-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Disable IPMMU PV0 cache on E3

Disable the IPMMU PV0 cache on E3 rev. 1.x .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

71430ed428-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Add E3 rev. 1.1 support

Add support for R-Car E3 silicon rev. 1.1

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

0468aa3928-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Add missing platform auto-detection name

Add missing TARGET_NAME for the case where RCAR_LSI is set to AUTO,
which is platform auto-detection.

Signed-off-by: Marek Vasut <marek.vas

rcar_gen3: plat: Add missing platform auto-detection name

Add missing TARGET_NAME for the case where RCAR_LSI is set to AUTO,
which is platform auto-detection.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

b51a773e31-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Clean up rcar_pwrc_code_copy_to_system_ram()

Call the function only from architecture setup and at the end of
suspend cycle instead of calling it all over the place.

Signed-off-by:

rcar_gen3: plat: Clean up rcar_pwrc_code_copy_to_system_ram()

Call the function only from architecture setup and at the end of
suspend cycle instead of calling it all over the place.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

bc5fabd826-Dec-2018 Marek Vasut <marek.vasut+renesas@gmail.com>

rcar_gen3: plat: Fix BL2 size check

Rename BL2_LIMIT to BL2_IMAGE_LIMIT and BL2_SYSRAM_LIMIT to BL2_LIMIT to
correctly set BL2_LIMIT value. Set correct DEVICE_SRAM_BASE to match the
hardware. Use BL

rcar_gen3: plat: Fix BL2 size check

Rename BL2_LIMIT to BL2_IMAGE_LIMIT and BL2_SYSRAM_LIMIT to BL2_LIMIT to
correctly set BL2_LIMIT value. Set correct DEVICE_SRAM_BASE to match the
hardware. Use BL2_END in rcar_configure_mmu_el3() to mark the cacheable
BL2 area.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>

show more ...

1...<<541542543544545546547548549550>>...733