feat(intel): support wipe DDR after calibrationAfter a calibration we cannot trust the DDR content. Let's explicitlyclear the DDR content using the built-in scrubber in this case.Signed-off-by:
feat(intel): support wipe DDR after calibrationAfter a calibration we cannot trust the DDR content. Let's explicitlyclear the DDR content using the built-in scrubber in this case.Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>Change-Id: I6f429623f76a21f61f85efbb660cf65d99c04f56
show more ...
feat(intel): ddr driver for Agilex5 SoC FPGAThis patch is used to implement ddr driver tosupport IO96b for Agilex5 SoC FPGA. 1. Added DDR support. 2. Updated product name -> Agilex5Signed-off-
feat(intel): ddr driver for Agilex5 SoC FPGAThis patch is used to implement ddr driver tosupport IO96b for Agilex5 SoC FPGA. 1. Added DDR support. 2. Updated product name -> Agilex5Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>Change-Id: Ibda053de6dbec4a0f12f011d8feeb6c5890fc7a4