docs(qti): move documentation under docs/plat/qti/

Move documentation under docs/plat/qti/ to become a consolidated place
for QTI platforms documentation.

Change-Id: Ief6f1f811de504761f00ce1acbd608

docs(qti): move documentation under docs/plat/qti/

Move documentation under docs/plat/qti/ to become a consolidated place
for QTI platforms documentation.

Change-Id: Ief6f1f811de504761f00ce1acbd608663eee344f
Signed-off-by: Sumit Garg <sumit.garg@oss.qualcomm.com>

show more ...

docs: update TF-A May'26 release dates

Tentatively updating the plan for TF-A v2.15 release in May'26.

Change-Id: I43de74567c57139023844a55ca90d354b6cc680d
Signed-off-by: Govindraj Raja <govindraj.

docs: update TF-A May'26 release dates

Tentatively updating the plan for TF-A v2.15 release in May'26.

Change-Id: I43de74567c57139023844a55ca90d354b6cc680d
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>

show more ...

docs: add dependabot patches for LTS

The GitHub dependabot creates patches for Node.js or python tools used
by TF-A. Those patches are created for main branch but also for LTS
branches. They should

docs: add dependabot patches for LTS

The GitHub dependabot creates patches for Node.js or python tools used
by TF-A. Those patches are created for main branch but also for LTS
branches. They should be cherry-picked in LTS branches. Add some
directives about that in the LTS documentation.

Change-Id: Ibb730d98818d1b2913d479d25c25ac36b4476864
Signed-off-by: Yann Gautier <yann.gautier@st.com>

show more ...

fix(docs): fix some broken links

Fix few broken links from docs.

Link check was done with following steps -

[..]
tf-a/docs$ make clean -j8; poetry run make html -j8
tf-a/docs$ poetry run sphinx-bu

fix(docs): fix some broken links

Fix few broken links from docs.

Link check was done with following steps -

[..]
tf-a/docs$ make clean -j8; poetry run make html -j8
tf-a/docs$ poetry run sphinx-build -j8 -q -b linkcheck . build/
[..]

Add link check conf values to config.py
- avoid reporting false broken links when `#`(anchors) are present
in the link.
- avoid checking for broken links in "change-log.md", this is summary
of commit msg's we are not going to fix broken links in cmt-msg's

Change-Id: I384094c8dcf3e93875c9052afa79ad826b9901d9
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>

show more ...

docs(rdaspen): introduce rdaspen docs

RD-Aspen platform is formally introduced into the
documentation.

Refactors RD platforms separately, and a generic
Automotive RD index doc file is created.

Mai

docs(rdaspen): introduce rdaspen docs

RD-Aspen platform is formally introduced into the
documentation.

Refactors RD platforms separately, and a generic
Automotive RD index doc file is created.

Maintainers list updated for platform maintainer
of rdaspen.

Change-Id: I289a8caaa6f0e34e953f4101ee2814f1500bc9c8
Signed-off-by: Ahmed Azeem <ahmed.azeem@arm.com>

show more ...

Merge "docs(maintainers): add myself as code owner for the GICv5 driver" into integration

docs(maintainers): add i.MX9 to maintained paths

Add plat/imx/imx9 to maintained paths.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Change-Id: I990e230a99c48ec7aad59195845204620ad0beb8

docs(maintainers): add myself as code owner for the GICv5 driver

I am the author for the driver.

Change-Id: Iee3c6cf6607dbfebccb42ac66197caec69ee66b9
Signed-off-by: Boyan Karatotev <boyan.karatotev

docs(maintainers): add myself as code owner for the GICv5 driver

I am the author for the driver.

Change-Id: Iee3c6cf6607dbfebccb42ac66197caec69ee66b9
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

docs(maintainers): add myself as code owner for LFA service

Add myself as a maintainer for the LFA service to reflect current
ownership and contribution responsibilities.

Change-Id: I11971dfc300eee

docs(maintainers): add myself as code owner for LFA service

Add myself as a maintainer for the LFA service to reflect current
ownership and contribution responsibilities.

Change-Id: I11971dfc300eee978c29e91264b5f7f2ee96ee30
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>

show more ...

feat(gicv5): add support for building with gicv5

The Generic Interrupt Controller v5 (GICv5) is the next generation of
Arm interrupt controllers. It is a clean slate design and has native
support fo

feat(gicv5): add support for building with gicv5

The Generic Interrupt Controller v5 (GICv5) is the next generation of
Arm interrupt controllers. It is a clean slate design and has native
support for the latest Armv9 features. As such it is entirely backwards
incompatible with GICv3/v4.

This patch adds the necessary boilerplate to select a build with GICv5.
The GIC has always had two parts. BL31 deals directly with the CPU
interface while platform code is responsible for managing the IRI. In v5
this split is formalised and the CPU interface, FEAT_GCIE, may be
implemented on its own. So reflect this split in our code with
ENABLE_FEAT_GCIE which only affects BL31 and the GICv5 IRI lies in the
generic GIC driver.

No actual functionality yet.

Change-Id: I97a0c3ba708877c213e50e7ef148e3412aa2af90
Co-developed-by: Achin Gupta <achin.gupta@arm.com>
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

docs: remove Chris from LTS maintainers

Change-Id: If371cd2e9ef3383702d23456cb73ff1194f95e80
Signed-off-by: Chris Palmer <palmer@google.com>

docs: update maintainers file with active code owners

Removed an inactive code owner and added new active
code owners to the maintainers file.

Change-Id: Id06ab0c05e7c9926768981fcc426831eeeaab141
S

docs: update maintainers file with active code owners

Removed an inactive code owner and added new active
code owners to the maintainers file.

Change-Id: Id06ab0c05e7c9926768981fcc426831eeeaab141
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>

show more ...

docs: updates for playbook

Mention the dependencies than could be taken in TF-A.
Add a dedicated entry for the other repositories updates.

Signed-off-by: Yann Gautier <yann.gautier@st.com>
Change-I

docs: updates for playbook

Mention the dependencies than could be taken in TF-A.
Add a dedicated entry for the other repositories updates.

Signed-off-by: Yann Gautier <yann.gautier@st.com>
Change-Id: If354105dcf94c0b305b8b6ac09822a4c42461e96

show more ...

docs(maintainers): update AMD-Xilinx Maintainers

Update "Xilinx" platform subheader with "AMD-Xilinx", to reuse
the maintainer list for legacy Xilinx platforms and
upcoming AMD platforms.
Update mai

docs(maintainers): update AMD-Xilinx Maintainers

Update "Xilinx" platform subheader with "AMD-Xilinx", to reuse
the maintainer list for legacy Xilinx platforms and
upcoming AMD platforms.
Update maintainer list for AMD-Xilinx platforms in TF-A repository.

Change-Id: I3ea81d36eb8bb5269fe69ca5362800dc309b21c1
Signed-off-by: Akshay Belsare <akshay.belsare@amd.com>

show more ...

docs: update TF-A Nov'25 release dates

Tentatively updating the plan for TF-A v2.14 release in Nov'25.

Change-Id: I279d935ef65de7ef993e0286e6ac8dc94a9866d9
Signed-off-by: Govindraj Raja <govindraj.

docs: update TF-A Nov'25 release dates

Tentatively updating the plan for TF-A v2.14 release in Nov'25.

Change-Id: I279d935ef65de7ef993e0286e6ac8dc94a9866d9
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>

show more ...

docs(maintainers): update Arm Total Compute maintainers

Add Artem Kopotev and Oleksandr Tarhunakov

Change-Id: Ic4ca4790f1a4f82ffdb91841b9d9112f9ce9e856
Signed-off-by: Artem Kopotev <artem.kopotev@a

docs(maintainers): update Arm Total Compute maintainers

Add Artem Kopotev and Oleksandr Tarhunakov

Change-Id: Ic4ca4790f1a4f82ffdb91841b9d9112f9ce9e856
Signed-off-by: Artem Kopotev <artem.kopotev@arm.com>

show more ...

docs(maintainers): add RD-V3 variants to maintained paths

add the path for RD-V3 and variants to the maintained paths under
Neoverse reference design platforms.

Signed-off-by: Rohit Mathew <rohit.m

docs(maintainers): add RD-V3 variants to maintained paths

add the path for RD-V3 and variants to the maintained paths under
Neoverse reference design platforms.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ib9323143bedf49304ed6f07b20dc39b8821464c5

show more ...

feat(neoverse_rd): deprecate and remove RD-V1 platform variants

deprecate and remove support for RD-V1 and RD-V1-MC platform variants.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id:

feat(neoverse_rd): deprecate and remove RD-V1 platform variants

deprecate and remove support for RD-V1 and RD-V1-MC platform variants.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ifab7b95e00615806986e316e0bde7788dc8af04f

show more ...

feat(neoverse_rd): deprecate and remove RD-N1-Edge platform variants

deprecate and remove support for RD-N1-Edge and RD-N1-Edgex2 platform
variants.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.co

feat(neoverse_rd): deprecate and remove RD-N1-Edge platform variants

deprecate and remove support for RD-N1-Edge and RD-N1-Edgex2 platform
variants.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: I59dce73b70014b3416d89b0d024d7204356b1b77

show more ...

feat(neoverse_rd): deprecate and remove SGI-575 platform

deprecate and remove support for SGI-575 platform.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Iffee2fa8f4faa463c4b4df5911

feat(neoverse_rd): deprecate and remove SGI-575 platform

deprecate and remove support for SGI-575 platform.

Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Iffee2fa8f4faa463c4b4df591182f72a461c880b

show more ...

fix(xlat): remove xlat_mpu

The only platform to use this is fvp_r. As this platform is now gone, so
is the need for this library. Support for it never went out of
"experimental" so it does not appea

fix(xlat): remove xlat_mpu

The only platform to use this is fvp_r. As this platform is now gone, so
is the need for this library. Support for it never went out of
"experimental" so it does not appear to be finished.

Change-Id: I76499b92ca4368651330f17dc80803991158cc36
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

docs: add playbook for new releases

Change-Id: I76a2a84b176791e16372dab8bf565e48223a6756
Signed-off-by: Chris Palmer <palmer@google.com>

docs(maintainers): update Sumit Garg's email address

Update Sumit Garg's email address to @kernel.org.

Change-Id: I405ce9b0f59643dd7cb05d69ceadd15dcd536eef
Signed-off-by: Sumit Garg <sumit.garg@lin

docs(maintainers): update Sumit Garg's email address

Update Sumit Garg's email address to @kernel.org.

Change-Id: I405ce9b0f59643dd7cb05d69ceadd15dcd536eef
Signed-off-by: Sumit Garg <sumit.garg@linaro.org>

show more ...

perf(mpmm): greatly simplify MPMM enablement

MPMM is a core-specific microarchitectural feature. It has been present
in every Arm core since the Cortex-A510 and has been implemented in
exactly the s

perf(mpmm): greatly simplify MPMM enablement

MPMM is a core-specific microarchitectural feature. It has been present
in every Arm core since the Cortex-A510 and has been implemented in
exactly the same way. Despite that, it is enabled more like an
architectural feature with a top level enable flag. This utilised the
identical implementation.

This duality has left MPMM in an awkward place, where its enablement
should be generic, like an architectural feature, but since it is not,
it should also be core-specific if it ever changes. One choice to do
this has been through the device tree.

This has worked just fine so far, however, recent implementations expose
a weakness in that this is rather slow - the device tree has to be read,
there's a long call stack of functions with many branches, and system
registers are read. In the hot path of PSCI CPU powerdown, this has a
significant and measurable impact. Besides it being a rather large
amount of code that is difficult to understand.

Since MPMM is a microarchitectural feature, its correct placement is in
the reset function. The essence of the current enablement is to write
CPUPPMCR_EL3.MPMM_EN if CPUPPMCR_EL3.MPMMPINCTL == 0. Replacing the C
enablement with an assembly macro in each CPU's reset function achieves
the same effect with just a single close branch and a grand total of 6
instructions (versus the old 2 branches and 32 instructions).

Having done this, the device tree entry becomes redundant. Should a core
that doesn't support MPMM arise, this can cleanly be handled in the
reset function. As such, the whole ENABLE_MPMM_FCONF and platform hooks
mechanisms become obsolete and are removed.

Change-Id: I1d0475b21a1625bb3519f513ba109284f973ffdf
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

docs(maintainers): update LTS maintainers

Updating LTS maintainers list as agreed with other LTS
maintainers.

Change-Id: Ibf087c6b0e24d6faa9dafb6f8a0955a47f583f28
Signed-off-by: Govindraj Raja <gov

docs(maintainers): update LTS maintainers

Updating LTS maintainers list as agreed with other LTS
maintainers.

Change-Id: Ibf087c6b0e24d6faa9dafb6f8a0955a47f583f28
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>

show more ...