Home
last modified time | relevance | path

Searched refs:REG_CLKGEN0_57_L (Results 1 – 25 of 35) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A DhalPNL.c2750 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2776 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0001, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2783 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2789 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0000, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
H A DhalPNL.h205 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A DhalPNL.c2747 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2774 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0001, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2781 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2786 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0000, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
H A DhalPNL.h212 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A DhalPNL.c2747 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2774 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0001, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2781 W2BYTEMSK(REG_CLKGEN0_57_L, 0x000C, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2786 W2BYTEMSK(REG_CLKGEN0_57_L, 0x0000, 0x000F); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
H A DhalPNL.h212 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h199 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A DhalPNL.h190 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A DhalPNL.h190 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h199 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h199 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h199 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A DhalPNL.h214 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A DhalPNL.h203 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A DhalPNL.h214 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A DhalPNL.h200 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A DhalPNL.h200 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A DhalPNL.h198 #define REG_CLKGEN0_57_L (REG_CHIPTOP_BASE + 0xAE) macro
H A DhalPNL.c2459 W2BYTE(REG_CLKGEN0_57_L,0x0008); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
2505 W2BYTE(REG_CLKGEN0_57_L,0x0008); in MHal_PNL_Init_XC_Clk()
2511 W2BYTE(REG_CLKGEN0_57_L,0x0000); //[3:0]ckg_fifo in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_xc_chip_config.h643 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_xc_chip_config.h643 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_xc_chip_config.h757 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_xc_chip_config.h755 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h810 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_xc_chip_config.h917 #define REG_CLKGEN0_57_L (REG_CLKGEN0_BASE + 0xAE) macro

12