Home
last modified time | relevance | path

Searched refs:v (Results 1 – 25 of 59) sorted by relevance

123

/rk3399_ARM-atf/plat/brcm/board/stingray/src/
H A Dfsx.c182 unsigned int i, v, data; in fsx_init() local
198 v = mmio_read_32(fs4_idm_reset_control); in fsx_init()
199 v |= (1 << FS4_IDM_RESET_CONTROL__RESET); in fsx_init()
200 mmio_write_32(fs4_idm_reset_control, v); in fsx_init()
202 v = mmio_read_32(fs4_idm_reset_control); in fsx_init()
203 v &= ~(1 << FS4_IDM_RESET_CONTROL__RESET); in fsx_init()
204 mmio_write_32(fs4_idm_reset_control, v); in fsx_init()
210 v = mmio_read_32(FS6_SUB_TOP_BASE + FS6_PKI_DME_RESET); in fsx_init()
211 v &= ~(PKI_DME_RESET); in fsx_init()
212 mmio_write_32(FS6_SUB_TOP_BASE + FS6_PKI_DME_RESET, v); in fsx_init()
[all …]
/rk3399_ARM-atf/include/drivers/nxp/dcfg/
H A Dscfg.h48 #define scfg_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
49 #define scfg_setbits32(a, v) mmio_setbits_32((uintptr_t)(a), v) argument
50 #define scfg_clrbits32(a, v) mmio_clrbits_32((uintptr_t)(a), v) argument
55 #define scfg_out32(a, v) mmio_write_32((uintptr_t)(a), v) argument
56 #define scfg_setbits32(a, v) mmio_setbits_32((uintptr_t)(a), v) argument
57 #define scfg_clrbits32(a, v) mmio_clrbits_32((uintptr_t)(a), v) argument
H A Ddcfg.h21 #define gur_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
24 #define gur_out32(a, v) mmio_write_32((uintptr_t)(a), v) argument
/rk3399_ARM-atf/drivers/amlogic/crypto/
H A Dsha_dma.c25 #define ASD_DESC_SET(x, v, msk, off) \ argument
26 ((x) = ((x) & ~((msk) << (off))) | (((v) & (msk)) << (off)))
32 #define ASD_DESC_LEN_SET(d, v) \ argument
33 (ASD_DESC_SET((d)->cfg, v, ASD_DESC_LEN_MASK, ASD_DESC_LEN_OFF))
39 #define ASD_DESC_IRQ_SET(d, v) \ argument
40 (ASD_DESC_SET((d)->cfg, v, ASD_DESC_IRQ_MASK, ASD_DESC_IRQ_OFF))
46 #define ASD_DESC_EOD_SET(d, v) \ argument
47 (ASD_DESC_SET((d)->cfg, v, ASD_DESC_EOD_MASK, ASD_DESC_EOD_OFF))
53 #define ASD_DESC_LOOP_SET(d, v) \ argument
54 (ASD_DESC_SET((d)->cfg, v, ASD_DESC_LOOP_MASK, ASD_DESC_LOOP_OFF))
[all …]
/rk3399_ARM-atf/plat/mediatek/common/
H A Dcache_ops.c18 unsigned long v; in disable_cache_as_ram() local
23 __asm__ volatile ("mrs %0, S3_0_C15_C3_5" : "=r" (v)); in disable_cache_as_ram()
24 v |= (0xf << 4); in disable_cache_as_ram()
25 __asm__ volatile ("msr S3_0_C15_C3_5, %0" : : "r" (v)); in disable_cache_as_ram()
29 __asm__ volatile ("mrs %0, S3_0_C15_C3_7" : "=r" (v)); in disable_cache_as_ram()
30 } while (((v >> 0x4) & 0xf) != 0xf); in disable_cache_as_ram()
/rk3399_ARM-atf/include/drivers/nxp/ddr/
H A Dddr_io.h24 #define ddr_out32(a, v) mmio_write_32((uintptr_t)(a),\ argument
25 bswap32(v))
28 #define ddr_out32(a, v) mmio_write_32((uintptr_t)(a), v) argument
33 #define ddr_setbits32(a, v) ddr_out32((a), ddr_in32(a) | (v)) argument
34 #define ddr_clrbits32(a, v) ddr_out32((a), ddr_in32(a) & ~(v)) argument
/rk3399_ARM-atf/include/arch/aarch32/
H A Darch_helpers.h25 static inline void write_## _name(u_register_t v) \
27 __asm__ volatile ("mcr "#coproc","#opc1",%0,"#CRn","#CRm","#opc2 : : "r" (v));\
33 u_register_t v; \
34 __asm__ volatile ("mrc "#coproc","#opc1",%0,"#CRn","#CRm","#opc2 : "=r" (v));\
35 return v; \
44 static inline void write64_## _name(uint64_t v) \
46 __asm__ volatile ("mcrr "#coproc","#opc1", %Q0, %R0,"#CRm : : "r" (v));\
51 { uint64_t v; \
52 __asm__ volatile ("mrrc "#coproc","#opc1", %Q0, %R0,"#CRm : "=r" (v));\
53 return v; \
[all …]
/rk3399_ARM-atf/plat/mediatek/drivers/ptp3/
H A Dptp3_common.c61 unsigned long v = 0; in pdp_proc_arm_write() local
64 __asm__ volatile ("mrs %0, S3_6_C15_C2_0" : "=r" (v)); in pdp_proc_arm_write()
65 v |= (UL(0x0) << 52); in pdp_proc_arm_write()
66 v |= (UL(0x1) << 53); in pdp_proc_arm_write()
67 v |= (UL(0x0) << 54); in pdp_proc_arm_write()
68 v |= (UL(0x0) << 48); in pdp_proc_arm_write()
69 v |= (UL(0x1) << 49); in pdp_proc_arm_write()
70 __asm__ volatile ("msr S3_6_C15_C2_0, %0" : : "r" (v)); in pdp_proc_arm_write()
/rk3399_ARM-atf/lib/extensions/spe/
H A Dspe.c90 uint64_t v; in spe_init_el2_unused() local
100 v = read_mdcr_el2(); in spe_init_el2_unused()
101 v &= ~MDCR_EL2_TPMS; in spe_init_el2_unused()
102 v |= MDCR_EL2_E2PB(MDCR_EL2_E2PB_EL1); in spe_init_el2_unused()
103 write_mdcr_el2(v); in spe_init_el2_unused()
/rk3399_ARM-atf/include/drivers/nxp/qspi/
H A Dqspi.h19 #define qspi_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
22 #define qspi_out32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/include/drivers/nxp/gpio/
H A Dnxp_gpio.h33 #define gpio_write32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
36 #define gpio_write32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/include/lib/libc/aarch32/
H A Dendian_.h92 __bswap32_var(uint32_t v) in __bswap32_var() argument
100 : "+r" (v), "=r" (t1)); in __bswap32_var()
102 return (v); in __bswap32_var()
106 __bswap16_var(uint16_t v) in __bswap16_var() argument
108 uint32_t ret = v & 0xffff; in __bswap16_var()
/rk3399_ARM-atf/include/drivers/nxp/sec_mon/
H A Dsnvs.h28 #define snvs_write32(a, v) mmio_write_32((uintptr_t)(a), bswap32((v))) argument
31 #define snvs_write32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/include/drivers/nxp/crypto/caam/
H A Dcaam_io.h27 #define sec_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
36 #define sec_out32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/include/lib/libc/aarch64/
H A Dendian_.h80 __bswap32_var(uint32_t v) in __bswap32_var() argument
85 : "=&r" (ret), "+r" (v)); in __bswap32_var()
91 __bswap16_var(uint16_t v) in __bswap16_var() argument
96 : "=&r" (ret), "+r" (v)); in __bswap16_var()
/rk3399_ARM-atf/include/lib/
H A Dutils.h84 u_register_t v; \
85 __asm__ volatile ("ldr %0, =" #_name : "=r" (v) : "X" (#_name));\
86 return v; \
/rk3399_ARM-atf/plat/mediatek/drivers/spm/common/
H A Dmt_spm_constraint.h88 #define MT_SPM_RC_EXTERN_STATUS_SET(v, st) ({v |= (st & 0xffff); }) argument
89 #define MT_SPM_RC_EXTERN_STATUS_CLR(v, st) ({v &= ~(st & 0xffff); }) argument
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_plat_spm_setting.c21 #define CMD_DATA(h, l, v) ((GENMASK(h, l) & ((v) << (l)))) argument
22 #define VOLT_DATA(v) CMD_DATA(7, 0, VOLT_TO_PMIC_VAL(v)) argument
/rk3399_ARM-atf/include/drivers/nxp/sfp/
H A Dsfp.h92 #define sfp_write32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
95 #define sfp_write32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/tools/memory/src/memory/
H A Dmemmap.py109 obj.printer.print_footprint({k: v.footprint for k, v in images.items()})
136 **v.get_mod_mem_usage_dict(),
137 **{"children": v.get_seg_map_as_dict()},
139 for k, v in images.items()
181 symbols = {k: v.symbols for k, v in images.items()}
H A Delfparser.py116 for v in self._memory_layout.values():
117 size += v["length"]
118 free += v["start"] + v["length"] - v["end"]
/rk3399_ARM-atf/drivers/renesas/common/emmc/
H A Demmc_std.h20 #define SETR_64(r, v) (*(volatile uint64_t *)(r) = (v)) argument
24 #define SETR_32(r, v) (*(volatile uint32_t *)(r) = (v)) argument
28 #define SETR_16(r, v) (*(volatile uint16_t *)(r) = (v)) argument
32 #define SETR_8(r, v) (*(volatile uint8_t *)(r) = (v)) argument
/rk3399_ARM-atf/include/drivers/nxp/i2c/
H A Di2c.h33 #define i2c_out(a, v) mmio_write_8((uintptr_t)(a), (v)) argument
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/m0/include/
H A Drk3399_mcu.h16 #define mmio_write_32(c, v) ((*(volatile unsigned int *)(c)) = (v)) argument
/rk3399_ARM-atf/include/arch/aarch64/
H A Darch_helpers.h26 u_register_t v; \
27 __asm__ volatile ("mrs %0, " #_reg_name : "=r" (v)); \
28 return v; \
34 u_register_t v; \
35 __asm__ ("mrs %0, " #_reg_name : "=r" (v)); \
36 return v; \
40 static inline void write_ ## _name(u_register_t v) \
42 __asm__ volatile ("msr " #_reg_name ", %0" : : "r" (v)); \
45 #define SYSREG_WRITE_CONST(reg_name, v) \ argument
46 __asm__ volatile ("msr " #reg_name ", %0" : : "i" (v))
[all …]

123