Home
last modified time | relevance | path

Searched refs:pcr (Results 1 – 22 of 22) sorted by relevance

/rk3399_rockchip-uboot/arch/m68k/cpu/mcf5445x/
H A Dspeed.c81 out_be32(&pll->pcr, 0x00000013); in setup_5441x_clocks()
93 temp = in_be32(&pll->pcr); in setup_5441x_clocks()
96 out_be32(&pll->pcr, temp); in setup_5441x_clocks()
107 vco = ((in_be32(&pll->pcr) & PLL_CR_FBKDIV_BITS) + 1) * in setup_5441x_clocks()
172 pcrvalue = in_be32(&pll->pcr) & 0xFFFFF0FF; in setup_5445x_clocks()
176 out_be32(&pll->pcr, pcrvalue); in setup_5445x_clocks()
187 pcrvalue = (in_be32(&pll->pcr) & 0x00FFFFFF) | 0x14000000; in setup_5445x_clocks()
188 out_be32(&pll->pcr, pcrvalue); in setup_5445x_clocks()
200 int temp = ((in_be32(&pll->pcr) & PLL_PCR_OUTDIV2_MASK) >> 4) + 1; in setup_5445x_clocks()
203 j = (in_be32(&pll->pcr) & 0xFF000000) >> 24; in setup_5445x_clocks()
[all …]
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf5227x/
H A Dspeed.c79 pcrvalue = in_be32(&pll->pcr) & 0xFF0F0FFF; in get_clocks()
91 vco = ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * CONFIG_SYS_INPUT_CLKSRC; in get_clocks()
94 pcrvalue = (in_be32(&pll->pcr) & 0x00FFFFFF); in get_clocks()
96 out_be32(&pll->pcr, pcrvalue); in get_clocks()
98 ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * in get_clocks()
104 vco = ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * CONFIG_SYS_INPUT_CLKSRC; in get_clocks()
113 temp = (in_be32(&pll->pcr) & PLL_PCR_OUTDIV1_MASK) + 1; in get_clocks()
116 temp = ((in_be32(&pll->pcr) & PLL_PCR_OUTDIV2_MASK) >> 4) + 1; in get_clocks()
/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Dstm32_fmc2_nand.c184 u32 pcr = readl(fmc2->io_base + FMC2_PCR); in stm32_fmc2_timings_init() local
188 pcr &= ~FMC2_PCR_TCLR_MASK; in stm32_fmc2_timings_init()
189 pcr |= FMC2_PCR_TCLR(timings->tclr); in stm32_fmc2_timings_init()
190 pcr &= ~FMC2_PCR_TAR_MASK; in stm32_fmc2_timings_init()
191 pcr |= FMC2_PCR_TAR(timings->tar); in stm32_fmc2_timings_init()
205 writel(pcr, fmc2->io_base + FMC2_PCR); in stm32_fmc2_timings_init()
214 u32 pcr = readl(fmc2->io_base + FMC2_PCR); in stm32_fmc2_setup() local
217 pcr &= ~FMC2_PCR_ECCALG; in stm32_fmc2_setup()
218 pcr &= ~FMC2_PCR_BCHECC; in stm32_fmc2_setup()
220 pcr |= FMC2_PCR_ECCALG; in stm32_fmc2_setup()
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-at91/
H A Dclock.c26 writel(id, &pmc->pcr); in at91_periph_clk_enable()
28 div_value = readl(&pmc->pcr) & AT91_PMC_PCR_DIV; in at91_periph_clk_enable()
32 writel(regval, &pmc->pcr); in at91_periph_clk_enable()
50 writel(regval, &pmc->pcr); in at91_periph_clk_disable()
/rk3399_rockchip-uboot/drivers/clk/at91/
H A Dclk-generated.c59 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in generic_clk_get_rate()
60 tmp = readl(&pmc->pcr); in generic_clk_get_rate()
129 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in generic_clk_set_rate()
130 tmp = readl(&pmc->pcr); in generic_clk_set_rate()
136 writel(tmp, &pmc->pcr); in generic_clk_set_rate()
H A Dclk-peripheral.c73 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in periph_clk_enable()
74 setbits_le32(&pmc->pcr, in periph_clk_enable()
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf532x/
H A Dspeed.c68 u32 pfdr = (in_be32(&pll->pcr) & 0x3F) + 1; in get_sys_clock()
69 u32 refdiv = (1 << ((in_be32(&pll->pcr) & PLL_PCR_REFDIV(7)) >> 8)); in get_sys_clock()
155 mfd = (in_be32(&pll->pcr) & 0x3F) + 1; in clock_pll()
218 clrbits_be32(&pll->pcr, ~PLL_PCR_FBDIV_UNMASK); in clock_pll()
219 setbits_be32(&pll->pcr, PLL_PCR_FBDIV(mfd - 1)); in clock_pll()
/rk3399_rockchip-uboot/arch/arm/mach-at91/armv7/
H A Dclock.c170 writel(id, &pmc->pcr); in at91_enable_periph_generated_clk()
171 regval = readl(&pmc->pcr); in at91_enable_periph_generated_clk()
203 writel(regval, &pmc->pcr); in at91_enable_periph_generated_clk()
225 writel(id, &pmc->pcr); in at91_get_periph_generated_clk()
226 regval = readl(&pmc->pcr); in at91_get_periph_generated_clk()
/rk3399_rockchip-uboot/include/faraday/
H A Dftahbc020s.h20 unsigned int pcr; /* 0x80 - Priority Ctrl Reg */ member
H A Dftsdc010.h30 unsigned int pcr; /* 0x34 - power control reg */ member
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc8xxx/
H A Dsrio.c127 setbits_be32((void *)&srio_regs->impl.port[port].pcr, in srio_erratum_a004034()
183 clrbits_be32((void *)&srio_regs->impl.port[port].pcr, in srio_erratum_a004034()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-armada100/
H A Dcpu.h43 u32 pcr; /* 0x000 */ member
/rk3399_rockchip-uboot/arch/m68k/include/asm/coldfire/
H A Dlcd.h21 u32 pcr; /* 0x18 Panel Configuration Register */ member
/rk3399_rockchip-uboot/arch/arm/mach-at91/include/mach/
H A Dat91_pmc.h61 u32 pcr; /* 0x10c Periperial Control Register */ member
/rk3399_rockchip-uboot/arch/m68k/include/asm/
H A Dimmap_5227x.h191 u32 pcr; /* PLL Control */ member
H A Dimmap_5301x.h298 u32 pcr; /* 0x00 Ctrl */ member
H A Dimmap_5445x.h241 u32 pcr; /* PLL Control Register */ member
H A Dimmap_5441x.h334 u32 pcr; /* Control */ member
H A Dimmap_5329.h378 u8 pcr; /* 0x04 Control Register */ member
/rk3399_rockchip-uboot/drivers/ram/
H A Dstm32_sdram.c29 u32 pcr; /* NAND Flash control register */ member
/rk3399_rockchip-uboot/arch/powerpc/include/asm/
H A Dimmap_86xx.h73 uint pcr; /* 0x1010 - MCM CCB Port Configuration Register */ member
911 uint pcr; /* 0xd0140 - Port 0 Phsyical Configuration RegisterRegister */ member
H A Dimmap_85xx.h1347 u32 pcr; /* Port Phsyical Configuration Register */ member