Home
last modified time | relevance | path

Searched refs:inl (Results 1 – 25 of 32) sorted by relevance

12

/rk3399_rockchip-uboot/arch/x86/cpu/broadwell/
H A Dpower_state.c71 ps->pm1_cnt = inl(ACPI_BASE_ADDRESS + PM1_CNT); in power_state_get()
74 ps->gpe0_sts[0] = inl(ACPI_BASE_ADDRESS + GPE0_STS(0)); in power_state_get()
75 ps->gpe0_sts[1] = inl(ACPI_BASE_ADDRESS + GPE0_STS(1)); in power_state_get()
76 ps->gpe0_sts[2] = inl(ACPI_BASE_ADDRESS + GPE0_STS(2)); in power_state_get()
77 ps->gpe0_sts[3] = inl(ACPI_BASE_ADDRESS + GPE0_STS(3)); in power_state_get()
78 ps->gpe0_en[0] = inl(ACPI_BASE_ADDRESS + GPE0_EN(0)); in power_state_get()
79 ps->gpe0_en[1] = inl(ACPI_BASE_ADDRESS + GPE0_EN(1)); in power_state_get()
80 ps->gpe0_en[2] = inl(ACPI_BASE_ADDRESS + GPE0_EN(2)); in power_state_get()
81 ps->gpe0_en[3] = inl(ACPI_BASE_ADDRESS + GPE0_EN(3)); in power_state_get()
/rk3399_rockchip-uboot/board/intel/galileo/
H A Dgalileo.c32 val = inl(port); in board_assert_perst()
38 val = inl(port); in board_assert_perst()
44 val = inl(port); in board_assert_perst()
59 val = inl(port); in board_deassert_perst()
/rk3399_rockchip-uboot/drivers/pci/
H A Dpci_sh7751.c168 p4_out(inl(SH7751_BCR1) | 0x00080000, SH7751_BCR1); in pci_sh7751_init()
171 p4_out(inl(SH7751_BCR1), SH7751_PCIBCR1); in pci_sh7751_init()
174 p4_out(inl(SH7751_WCR1), SH7751_PCIWCR1); in pci_sh7751_init()
175 p4_out(inl(SH7751_WCR2), SH7751_PCIWCR2); in pci_sh7751_init()
176 p4_out(inl(SH7751_WCR3), SH7751_PCIWCR3); in pci_sh7751_init()
177 p4_out(inl(SH7751_MCR), SH7751_PCIMCR); in pci_sh7751_init()
/rk3399_rockchip-uboot/drivers/gpio/
H A Dintel_ich6_gpio.c65 val = inl(bank->lvl); in _ich6_gpio_set_value()
83 val = inl(base); in _ich6_gpio_set_direction()
87 val = inl(base); in _ich6_gpio_set_direction()
154 tmplong = inl(bank->use_sel); in ich6_gpio_request()
190 tmplong = inl(bank->lvl); in ich6_gpio_get_value()
209 if (!(inl(bank->use_sel) & mask)) in ich6_gpio_get_function()
211 if (inl(bank->io_sel) & mask) in ich6_gpio_get_function()
H A Dintel_broadwell_gpio.c48 val = inl(&regs->own[priv->bank]); in broadwell_gpio_request()
73 return inl(&regs->config[priv->offset + offset]) & CONFA_LEVEL_HIGH ? in broadwell_gpio_get_value()
109 if (!(inl(&regs->own[priv->bank]) & mask)) in broadwell_gpio_get_function()
111 if (inl(&regs->config[priv->offset + offset]) & CONFA_DIR_INPUT) in broadwell_gpio_get_function()
/rk3399_rockchip-uboot/arch/sh/cpu/sh4/
H A Dcache.c26 data = inl(addr); in cache_wback_all()
43 ccr = inl(CCR); in cache_control()
/rk3399_rockchip-uboot/board/renesas/ecovec/
H A Decovec.c48 outl(inl(MSTPCR2) & ~0x10000000, MSTPCR2); in board_late_init()
90 outl(inl(MSTPCR2) & ~0x100000, MSTPCR2); in board_init()
/rk3399_rockchip-uboot/arch/microblaze/include/asm/
H A Dio.h43 #define inl(addr) readl (addr) macro
62 #define inl_p(port) inl((port))
90 *p++ = inl (port); in io_insl()
/rk3399_rockchip-uboot/drivers/net/
H A Duli526x.c343 if (!((inl(db->ioaddr + DCR12)) & 0x8)) { in uli526x_disable()
353 outl(inl(dev->iobase + DCR5), dev->iobase + DCR5); in uli526x_disable()
400 if (!(inl(db->ioaddr + DCR12) & 0x8)) { in uli526x_init()
432 while (!(inl(db->ioaddr + DCR12) & 0x8)) in uli526x_init()
477 db->cr5_data = inl(db->ioaddr + DCR5); in uli526x_start_xmit()
758 srom_data = (srom_data << 1) | ((inl(cr9_ioaddr) & CR9_CRDOUT) in read_srom_word()
918 cr10_value = inl(ioaddr); in phy_readby_cr10()
961 phy_data = (inl(ioaddr) >> 19) & 0x1; in phy_read_1bit()
H A Drtl8139.c293 #define eeprom_delay() inl(ee_addr)
444 txstatus = inl(ioaddr + TxStatus0 + cur_tx*4); in rtl_transmit()
H A Dsh_eth.h28 #define inl readl macro
681 return inl(sh_eth_reg_addr(eth, enum_index)); in sh_eth_read()
/rk3399_rockchip-uboot/arch/xtensa/include/asm/
H A Dio.h64 #define inl(port) readl((u32 *)((port))) macro
71 #define inl_p(port) inl((port))
/rk3399_rockchip-uboot/cmd/
H A Dio.c38 printf("%08x\n", inl(addr)); in do_io_iod()
/rk3399_rockchip-uboot/arch/x86/cpu/
H A Dpci.c34 *valuep = inl(PCI_REG_DATA); in pci_x86_read_config()
/rk3399_rockchip-uboot/arch/sh/include/asm/
H A Dio.h90 #define inl(p) ({ unsigned int __v = __le32_to_cpu(__raw_readl(p)); __v; }) macro
105 #define inl_p(port) inl((port))
120 #define in_le32(port) inl(port)
/rk3399_rockchip-uboot/arch/x86/cpu/baytrail/
H A Dacpi.c185 pm1_cnt = inl(ACPI_BASE_ADDRESS + PM1_CNT); in chipset_prev_sleep_state()
204 pm1_cnt = inl(ACPI_BASE_ADDRESS + PM1_CNT); in chipset_clear_sleep_state()
/rk3399_rockchip-uboot/arch/x86/include/asm/arch-quark/
H A Dquark.h213 *valuep = inl(PCI_REG_DATA); in qrk_pci_read_config_dword()
/rk3399_rockchip-uboot/arch/nios2/include/asm/
H A Dio.h77 #define inl(addr) readl(addr) macro
95 while (count--) *p++ = inl (port); in insl()
/rk3399_rockchip-uboot/arch/sandbox/lib/
H A Dpci_io.c95 int inl(unsigned int addr) in inl() function
/rk3399_rockchip-uboot/drivers/bios_emulator/include/
H A Dx86emu.h92 u32(X86APIP inl) (X86EMU_pioAddr addr);
/rk3399_rockchip-uboot/arch/x86/cpu/ivybridge/
H A Dcpu.c156 pm1_cnt = inl(DEFAULT_PMBASE + PM1_CNT); in checkcpu()
/rk3399_rockchip-uboot/arch/m68k/include/asm/
H A Dio.h59 #define inl(port) in_be32((u32 *)((port)+_IO_BASE)) macro
64 #define inl(port) in_le32((u32 *)((port)+_IO_BASE)) macro
/rk3399_rockchip-uboot/drivers/bios_emulator/
H A Dbiosemui.h133 #define PM_inpd(port) inl(port+VIDEO_IO_OFFSET)
/rk3399_rockchip-uboot/drivers/bios_emulator/x86emu/
H A Dsys.c270 sys_inl = funcs->inl; in X86EMU_setupPioFuncs()
/rk3399_rockchip-uboot/arch/powerpc/include/asm/
H A Dio.h55 #define inl(port) in_be32((u32 *)((port)+_IO_BASE)) macro
60 #define inl(port) in_le32((u32 *)((port)+_IO_BASE)) macro

12