Home
last modified time | relevance | path

Searched refs:MPIDR_AFFLVL_MASK (Results 1 – 25 of 42) sorted by relevance

12

/rk3399_ARM-atf/plat/arm/common/
H A Darm_topology.c25 valid_mask = ~(MPIDR_AFFLVL_MASK | in arm_check_mpidr()
26 (MPIDR_AFFLVL_MASK << MPIDR_AFF1_SHIFT) | in arm_check_mpidr()
27 (MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT) | in arm_check_mpidr()
28 (MPIDR_AFFLVL_MASK << MPIDR_AFF3_SHIFT)); in arm_check_mpidr()
29 cluster_id = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
30 cpu_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
31 pe_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
35 MPIDR_AFFLVL_MASK); in arm_check_mpidr()
37 MPIDR_AFFLVL_MASK); in arm_check_mpidr()
/rk3399_ARM-atf/plat/mediatek/mt8192/
H A Dplat_topology.c47 if (mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) { in plat_core_pos_by_mpidr()
59 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
60 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/mediatek/mt8195/
H A Dplat_topology.c42 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0) { in plat_core_pos_by_mpidr()
54 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
55 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/mediatek/mt8186/
H A Dplat_topology.c42 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0) { in plat_core_pos_by_mpidr()
54 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
55 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_topology.c36 cluster_id = (mpidr >> PLAT_CLUSTER_ID_MPIDR_AFF_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
37 cpu_id = (mpidr >> PLAT_CPU_ID_MPIDR_AFF_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/amlogic/common/
H A Daml_topology.c43 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
44 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/arm/board/a5ds/
H A Da5ds_topology.c38 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
39 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/qemu/common/
H A Dtopology.c47 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
48 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/aspeed/ast2700/
H A Dplat_topology.c31 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
32 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_topology.c52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_topology.c52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/mediatek/mt8173/
H A Dplat_topology.c46 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
47 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/mediatek/mt8183/
H A Dplat_topology.c45 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
46 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dstm32mp2_topology.c41 cluster_id = (mpidr_copy >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
42 cpu_id = (mpidr_copy >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dstm32mp1_topology.c41 cluster_id = (mpidr_copy >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
42 cpu_id = (mpidr_copy >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/socionext/synquacer/
H A Dsq_topology.c19 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
23 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/socionext/uniphier/
H A Duniphier_topology.c31 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
35 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/renesas/common/
H A Dplat_topology.c33 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
34 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/renesas/rcar_gen4/
H A Dplat_topology.c33 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0) in plat_core_pos_by_mpidr()
48 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0) in rcar_cluster_pos_by_mpidr()
/rk3399_ARM-atf/plat/qemu/qemu_sbsa/
H A Dsbsa_topology.c49 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
50 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/drivers/arm/css/scpi/
H A Dcss_scpi.c199 cpu = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
200 cluster = (mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
202 cpu = mpidr & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
203 cluster = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
/rk3399_ARM-atf/plat/imx/imx9/common/aarch64/
H A Dplat_helpers.S40 mov x1, #MPIDR_AFFLVL_MASK
51 mov x1, #MPIDR_AFFLVL_MASK
/rk3399_ARM-atf/plat/imx/imx93/aarch64/
H A Dplat_helpers.S56 mov x1, #MPIDR_AFFLVL_MASK
67 mov x1, #MPIDR_AFFLVL_MASK
/rk3399_ARM-atf/drivers/arm/css/scp/
H A Dcss_pm_scpi.c103 element = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in css_scp_get_power_state()
105 element = mpidr & MPIDR_AFFLVL_MASK; in css_scp_get_power_state()
/rk3399_ARM-atf/plat/renesas/rcar_gen5/
H A Dplat_topology.c78 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0U) { in plat_core_pos_by_mpidr()
95 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0U) { in rcar_cluster_pos_by_mpidr()

12