| /optee_os/core/lib/libtomcrypt/src/headers/ |
| H A D | tomcrypt_macros.h | 12 #define STORE32L(x, y) \ argument 13 do { (y)[3] = (unsigned char)(((x)>>24)&255); (y)[2] = (unsigned char)(((x)>>16)&255); \ 14 (y)[1] = (unsigned char)(((x)>>8)&255); (y)[0] = (unsigned char)((x)&255); } while(0) 16 #define LOAD32L(x, y) \ argument 17 do { x = ((ulong32)((y)[3] & 255)<<24) | \ 18 ((ulong32)((y)[2] & 255)<<16) | \ 19 ((ulong32)((y)[1] & 255)<<8) | \ 20 ((ulong32)((y)[0] & 255)); } while(0) 22 #define STORE64L(x, y) \ argument 23 do { (y)[7] = (unsigned char)(((x)>>56)&255); (y)[6] = (unsigned char)(((x)>>48)&255); \ [all …]
|
| /optee_os/core/arch/arm/plat-stm32mp2/ |
| H A D | conf.mk | 25 $(call force,CFG_STM32MP21,y) 28 $(call force,CFG_STM32MP23,y) 31 $(call force,CFG_STM32MP25,y) 38 ifeq ($(CFG_STM32MP21),y) 41 else ifeq ($(CFG_STM32MP23),y) 47 $(call force,CFG_STM32MP25,y) 53 $(call force,CFG_ARM64_core,y) 54 $(call force,CFG_CORE_ASYNC_NOTIF,y) 56 $(call force,CFG_DRIVERS_CLK,y) 57 $(call force,CFG_DRIVERS_CLK_DT,y) [all …]
|
| /optee_os/core/arch/arm/plat-sam/ |
| H A D | conf.mk | 20 $(call force,CFG_SAMA7G5,y) 21 $(call force,CFG_GIC,y) 22 $(call force,CFG_TZC400,y) 23 $(call force,CFG_MICROCHIP_PIT,y) 24 $(call force,CFG_SCMI_MSG_RESET_DOMAIN,y) 27 $(call force,CFG_SAMA5D2,y) 28 $(call force,CFG_ATMEL_SAIC,y) 29 $(call force,CFG_PL310,y) 30 $(call force,CFG_PL310_SIP_PROTOCOL,y) 34 $(call force,CFG_ATMEL_UART,y) [all …]
|
| /optee_os/core/lib/libtomcrypt/src/ciphers/ |
| H A D | xtea.c | 70 ulong32 y, z; in xtea_ecb_encrypt() local 77 LOAD32H(y, &pt[0]); in xtea_ecb_encrypt() 80 y = (y + ((((z<<4)^(z>>5)) + z) ^ skey->xtea.A[r])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 81 z = (z + ((((y<<4)^(y>>5)) + y) ^ skey->xtea.B[r])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 83 y = (y + ((((z<<4)^(z>>5)) + z) ^ skey->xtea.A[r+1])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 84 z = (z + ((((y<<4)^(y>>5)) + y) ^ skey->xtea.B[r+1])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 86 y = (y + ((((z<<4)^(z>>5)) + z) ^ skey->xtea.A[r+2])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 87 z = (z + ((((y<<4)^(y>>5)) + y) ^ skey->xtea.B[r+2])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 89 y = (y + ((((z<<4)^(z>>5)) + z) ^ skey->xtea.A[r+3])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() 90 z = (z + ((((y<<4)^(y>>5)) + y) ^ skey->xtea.B[r+3])) & 0xFFFFFFFFUL; in xtea_ecb_encrypt() [all …]
|
| /optee_os/core/arch/arm/plat-stm32mp1/ |
| H A D | conf.mk | 79 $(call force,CFG_WITH_SOFTWARE_PRNG,y) 83 CFG_STM32MP15_HUK ?= y 84 CFG_STM32_HUK_FROM_DT ?= y 88 $(call force,CFG_STM32MP13,y) 92 $(call force,CFG_STM32MP15,y) 96 CFG_STM32_ALLOW_UNSAFE_PROBE ?= y 102 ifeq ($(CFG_STM32MP13),y) 105 $(call force,CFG_STM32MP15,y) 111 ifeq ($(call cfg-all-enabled,CFG_STM32MP15 CFG_STM32MP13),y) 117 $(call force,CFG_DRIVERS_CLK,y) [all …]
|
| /optee_os/core/arch/arm/plat-vexpress/ |
| H A D | conf.mk | 17 ifeq ($(CFG_SCTLR_ALIGNMENT_CHECK),y) 18 $(call force,CFG_TA_ARM32_NO_HARD_FLOAT_SUPPORT,y) 25 CFG_ARM64_core ?= y 30 CFG_ARM64_core ?= y 41 $(call force,CFG_WITH_ARM_TRUSTED_FW,y) 44 $(call force,CFG_PL011,y) 45 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 47 ifeq ($(CFG_CORE_TPM_EVENT_LOG),y) 55 ifneq ($(CFG_ARM64_core),y) 56 $(call force,CFG_ARM32_core,y) [all …]
|
| /optee_os/core/arch/arm/plat-imx/ |
| H A D | conf.mk | 106 $(call force,CFG_MX6,y) 107 $(call force,CFG_MX6UL,y) 109 $(call force,CFG_TZC380,y) 112 $(call force,CFG_MX6,y) 113 $(call force,CFG_MX6ULL,y) 115 $(call force,CFG_TZC380,y) 118 $(call force,CFG_IMX_DCP,y) 121 $(call force,CFG_MX6,y) 122 $(call force,CFG_MX6Q,y) 124 $(call force,CFG_TZC380,y) [all …]
|
| /optee_os/core/lib/scmi-server/ |
| H A D | conf-optee-fvp.mk | 1 $(call force,CFG_SCPFW_MOD_CLOCK,y) 2 $(call force,CFG_SCPFW_MOD_DVFS,y) 3 $(call force,CFG_SCPFW_MOD_MSG_SMT,y) 4 $(call force,CFG_SCPFW_MOD_MOCK_CLOCK,y) 5 $(call force,CFG_SCPFW_MOD_MOCK_PPU,y) 6 $(call force,CFG_SCPFW_MOD_MOCK_PSU,y) 7 $(call force,CFG_SCPFW_MOD_OPTEE_MBX,y) 8 $(call force,CFG_SCPFW_MOD_POWER_DOMAIN,y) 9 $(call force,CFG_SCPFW_MOD_PSU,y) 10 $(call force,CFG_SCPFW_MOD_REG_SENSOR,y) [all …]
|
| H A D | conf-optee-stm32mp1.mk | 1 $(call force,CFG_SCPFW_MOD_CLOCK,y) 2 $(call force,CFG_SCPFW_MOD_OPTEE_CLOCK,y) 3 $(call force,CFG_SCPFW_MOD_OPTEE_CONSOLE,y) 4 $(call force,CFG_SCPFW_MOD_OPTEE_MBX,y) 5 $(call force,CFG_SCPFW_MOD_OPTEE_RESET,y) 6 $(call force,CFG_SCPFW_MOD_RESET_DOMAIN,y) 7 ifeq ($(CFG_STM32MP1_SCMI_SHM_SYSRAM),y) 8 $(call force,CFG_SCPFW_MOD_OPTEE_SMT,y) 10 $(call force,CFG_SCPFW_MOD_MSG_SMT,y) 12 $(call force,CFG_SCPFW_MOD_SCMI,y) [all …]
|
| /optee_os/core/drivers/crypto/se050/ |
| H A D | crypto.mk | 1 ifeq ($(CFG_NXP_SE05X),y) 3 $(call force,CFG_CRYPTO_DRIVER,y) 22 CFG_CORE_SE05X_DISPLAY_INFO ?= y 24 CFG_CORE_SE05X_SCP03_EARLY ?= y 39 CFG_CORE_SE05X_I2C_TRAMPOLINE ?= y 50 CFG_NXP_SE05X_DIEID_DRV ?= y 53 CFG_NXP_SE05X_SCP03_DRV ?= y 54 ifeq ($(CFG_NXP_SE05X_SCP03_DRV),y) 55 $(call force,CFG_SCP03_PTA,y,Mandated by CFG_NXP_SE05X_SCP03) 59 CFG_NXP_SE05X_APDU_DRV ?= y [all …]
|
| /optee_os/core/arch/arm/plat-versal/ |
| H A D | conf.mk | 7 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 8 $(call force,CFG_WITH_ARM_TRUSTED_FW,y) 10 $(call force,CFG_ARM_GICV3,y) 11 $(call force,CFG_PL011,y) 12 $(call force,CFG_GIC,y) 21 CFG_CRYPTO_WITH_CE ?= y 22 CFG_CORE_DYN_SHM ?= y 23 CFG_WITH_STATS ?= y 24 CFG_ARM64_core ?= y 31 ifeq ($(CFG_ARM64_core),y) [all …]
|
| /optee_os/mk/ |
| H A D | config.mk | 55 $(call force,CFG_DEBUG_INFO,y) 63 CFG_DEBUG_INFO ?= y 65 # If y, enable debug features of the TEE core (assertions and lock checks 69 CFG_TEE_CORE_DEBUG ?= y 88 # When defined to "y", TA traces are output according to 90 CFG_TEE_CORE_TA_TRACE ?= y 92 # If y, enable the memory leak detection feature in the bget memory allocator. 99 # $ make CFG_TEE_TA_MALLOC_DEBUG=y CFG_TEE_TA_LOG_LEVEL=3 101 # $ make CFG_TEE_CORE_MALLOC_DEBUG=y CFG_TEE_CORE_LOG_LEVEL=3 126 CFG_OS_REV_REPORTS_GIT_SHA1 ?= y [all...] |
| /optee_os/core/lib/libtomcrypt/src/encauth/gcm/ |
| H A D | gcm_process.c | 27 int y, err; in gcm_process() local 63 for (y = 15; y >= 12; y--) { in gcm_process() 64 if (++gcm->Y[y] & 255) { break; } in gcm_process() 85 for (y = 0; y < 16; y += sizeof(LTC_FAST_TYPE)) { in gcm_process() 86 …*(LTC_FAST_TYPE_PTR_CAST(&ct[x + y])) = *(LTC_FAST_TYPE_PTR_CAST(&pt[x+y])) ^ *(LTC_FAST_TYPE_PTR_… in gcm_process() 87 *(LTC_FAST_TYPE_PTR_CAST(&gcm->X[y])) ^= *(LTC_FAST_TYPE_PTR_CAST(&ct[x+y])); in gcm_process() 93 for (y = 15; y >= 12; y--) { in gcm_process() 94 if (++gcm->Y[y] & 255) { break; } in gcm_process() 103 for (y = 0; y < 16; y += sizeof(LTC_FAST_TYPE)) { in gcm_process() 104 *(LTC_FAST_TYPE_PTR_CAST(&gcm->X[y])) ^= *(LTC_FAST_TYPE_PTR_CAST(&ct[x+y])); in gcm_process() [all …]
|
| /optee_os/lib/libutils/isoc/arch/arm/softfloat/source/ |
| H A D | f128M_div.c | 68 uint32_t y[5], sigB[4]; in f128M_div() local 101 expA = softfloat_shiftNormSigF128M( aWPtr, 13, y ); in f128M_div() 114 if ( softfloat_compare128M( y, sigB ) < 0 ) { in f128M_div() 116 softfloat_add128M( y, y, y ); in f128M_div() 125 q64 = (uint64_t) y[indexWordHi( 4 )] * recip32; in f128M_div() 129 softfloat_remStep128MBy32( y, 29, sigB, q, y ); in f128M_div() 130 if ( y[indexWordHi( 4 )] & 0x80000000 ) { in f128M_div() 132 softfloat_add128M( y, sigB, y ); in f128M_div() 139 softfloat_remStep128MBy32( y, 29, sigB, q, y ); in f128M_div() 140 if ( y[indexWordHi( 4 )] & 0x80000000 ) { in f128M_div() [all …]
|
| H A D | extF80M_div.c | 72 uint32_t y[3], recip32, sigB[3]; in extF80M_div() local 126 softfloat_shortShiftLeft64To96M( sigA, shiftCount, y ); in extF80M_div() 134 x64 = (uint64_t) y[indexWordHi( 3 )] * recip32; in extF80M_div() 138 softfloat_remStep96MBy32( y, 29, sigB, q, y ); in extF80M_div() 139 if ( y[indexWordHi( 3 )] & 0x80000000 ) { in extF80M_div() 141 softfloat_add96M( y, sigB, y ); in extF80M_div() 148 softfloat_remStep96MBy32( y, 29, sigB, q, y ); in extF80M_div() 149 if ( y[indexWordHi( 3 )] & 0x80000000 ) { in extF80M_div() 151 softfloat_add96M( y, sigB, y ); in extF80M_div() 152 } else if ( softfloat_compare96M( sigB, y ) <= 0 ) { in extF80M_div() [all …]
|
| /optee_os/core/arch/arm/plat-ti/ |
| H A D | conf.mk | 3 CFG_WITH_STATS ?= y 9 CFG_OTP_SUPPORT ?= y 10 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 16 CFG_OTP_SUPPORT ?= y 17 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 23 CFG_WITH_SOFTWARE_PRNG = y 24 $(call force,CFG_NO_SMP,y) 25 $(call force,CFG_PL310,y) 26 $(call force,CFG_PL310_LOCKED,y) 27 $(call force,CFG_PM_ARM32,y) [all …]
|
| /optee_os/core/lib/libtomcrypt/src/pk/asn1/der/utf8/ |
| H A D | der_encode_utf8_string.c | 24 unsigned long x, y, len; in der_encode_utf8_string() local 51 y = *outlen - x; in der_encode_utf8_string() 52 if ((err = der_encode_asn1_length(len, out + x, &y)) != CRYPT_OK) { in der_encode_utf8_string() 55 x += y; in der_encode_utf8_string() 58 for (y = 0; y < inlen; y++) { in der_encode_utf8_string() 59 switch (der_utf8_charsize(in[y])) { in der_encode_utf8_string() 60 case 1: out[x++] = (unsigned char)in[y]; break; in der_encode_utf8_string() 61 case 2: out[x++] = 0xC0 | ((in[y] >> 6) & 0x1F); out[x++] = 0x80 | (in[y] & 0x3F); break; in der_encode_utf8_string() 62 …case 3: out[x++] = 0xE0 | ((in[y] >> 12) & 0x0F); out[x++] = 0x80 | ((in[y] >> 6) & 0x3F); out[x++… in der_encode_utf8_string() 64 …= 0xF0 | ((in[y] >> 18) & 0x07); out[x++] = 0x80 | ((in[y] >> 12) & 0x3F); out[x++] = 0x80 | ((in[… in der_encode_utf8_string()
|
| /optee_os/core/arch/riscv/plat-virt/ |
| H A D | conf.mk | 1 $(call force,CFG_RV64_core,y) 4 $(call force,CFG_RISCV_ISA_C,y) 5 $(call force,CFG_RISCV_FPU,y) 7 $(call force,CFG_CORE_LARGE_PHYS_ADDR,y) 9 $(call force,CFG_CORE_DYN_SHM,y) 11 CFG_DT ?= y 15 $(call force,CFG_HWRNG_PTA,y) 17 $(call force,CFG_RISCV_ZKR_RNG,y) 28 CFG_RISCV_PLIC ?= y 35 CFG_16550_UART ?= y [all …]
|
| /optee_os/core/ |
| H A D | crypto.mk | 1 CFG_CRYPTO ?= y 5 CFG_CRYPTO_SIZE_OPTIMIZATION ?= y 7 ifeq (y,$(CFG_CRYPTO)) 17 CFG_CRYPTO_AES ?= y 18 CFG_CRYPTO_DES ?= y 19 CFG_CRYPTO_SM4 ?= y 22 CFG_CRYPTO_ECB ?= y 23 CFG_CRYPTO_CBC ?= y 24 CFG_CRYPTO_CTR ?= y 25 CFG_CRYPTO_CTS ?= y [all …]
|
| /optee_os/core/arch/arm/plat-k3/ |
| H A D | conf.mk | 1 CFG_WITH_STATS ?= y 2 CFG_CRYPTO_WITH_CE ?= y 7 CFG_CONSOLE_RUNTIME_SET ?= y 24 $(call force,CFG_8250_UART,y) 25 $(call force,CFG_HWSUPP_MEM_PERM_PXN,y) 26 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 27 $(call force,CFG_WITH_ARM_TRUSTED_FW,y) 28 $(call force,CFG_GIC,y) 29 $(call force,CFG_ARM_GICV3,y) 30 $(call force,CFG_CORE_LARGE_PHYS_ADDR,y) [all …]
|
| /optee_os/core/arch/arm/plat-zynqmp/ |
| H A D | conf.mk | 6 $(call force,CFG_CDNS_UART,y) 7 $(call force,CFG_GIC,y) 8 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 9 $(call force,CFG_WITH_ARM_TRUSTED_FW,y) 17 ifeq ($(CFG_ARM64_core),y) 21 $(call force,CFG_ARM32_core,y) 31 ifeq ($(CFG_ARM64_core),y) 57 CFG_WITH_STATS ?= y 58 CFG_CRYPTO_WITH_CE ?= y 72 ifeq ($(CFG_RPMB_FS),y) [all …]
|
| /optee_os/core/arch/arm/plat-hikey/ |
| H A D | conf.mk | 6 $(call force,CFG_PL011,y) 7 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 8 $(call force,CFG_WITH_ARM_TRUSTED_FW,y) 11 CFG_CRYPTO_WITH_CE ?= y 15 CFG_PL061 ?= y 16 CFG_PL022 ?= y 17 CFG_SPI ?= y 19 ifeq ($(CFG_SPI_TEST),y) 20 $(call force,CFG_SPI,y) 23 ifeq ($(CFG_SPI),y) [all …]
|
| /optee_os/core/lib/libtomcrypt/src/encauth/ccm/ |
| H A D | ccm_memory.c | 47 unsigned long len, L, x, y, z, CTRlen; in ccm_memory() local 147 for (y = 0; y < 15 - L; y++) { in ccm_memory() 148 PAD[x++] = nonce[y]; in ccm_memory() 155 for (y = L; y < 4; y++) { in ccm_memory() 160 for (y = 0; L > 4 && (L-y)>4; y++) { in ccm_memory() 163 for (; y < L; y++) { in ccm_memory() 195 for (y = 0; y < headerlen; y++) { in ccm_memory() 203 PAD[x++] ^= header[y]; in ccm_memory() 219 for (y = 0; y < (16 - (L+1)); ++y) { in ccm_memory() 220 ctr[x++] = nonce[y]; in ccm_memory() [all …]
|
| /optee_os/core/arch/arm/plat-corstone1000/ |
| H A D | conf.mk | 7 $(call force,CFG_WITH_LPAE,y) 8 $(call force,CFG_PSCI_ARM64,y) 9 $(call force,CFG_DT,y) 10 $(call force,CFG_EXTERNAL_DTB_OVERLAY,y) 12 $(call force,CFG_CORE_SEL1_SPMC,y) 13 $(call force,CFG_CORE_FFA,y) 14 $(call force,CFG_SECURE_PARTITION,y) 16 $(call force,CFG_GIC,y) 17 $(call force,CFG_PL011,y) 18 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) [all …]
|
| /optee_os/core/arch/arm/plat-sunxi/ |
| H A D | conf.mk | 3 $(call force,CFG_SECURE_TIME_SOURCE_CNTPCT,y) 4 $(call force,CFG_8250_UART,y) 8 $(call force,CFG_SUN8I_H2_PLUS,y) 9 $(call force,CFG_ARM32_core,y) 10 $(call force,CFG_GIC,y) 17 CFG_BOOT_SECONDARY_REQUEST ?= y 18 CFG_PSCI_ARM32 ?= y 20 CFG_DT ?= y 21 CFG_INIT_CNTVOFF ?= y 22 CFG_SECONDARY_INIT_CNTFRQ ?= y [all …]
|