| /OK3568_Linux_fs/u-boot/arch/x86/cpu/quark/ |
| H A D | mrc_util.c | 127 void training_message(uint8_t channel, uint8_t rank, uint8_t byte_lane) in training_message() argument 130 DPF(D_INFO, "CH%01X RK%01X BL%01X\n", channel, rank, byte_lane); in training_message() 138 void set_rcvn(uint8_t channel, uint8_t rank, in set_rcvn() argument 148 channel, rank, byte_lane, pi_count); in set_rcvn() 201 training_message(channel, rank, byte_lane); in set_rcvn() 214 uint32_t get_rcvn(uint8_t channel, uint8_t rank, uint8_t byte_lane) in get_rcvn() argument 262 void set_rdqs(uint8_t channel, uint8_t rank, in set_rdqs() argument 271 channel, rank, byte_lane, pi_count); in set_rdqs() 287 training_message(channel, rank, byte_lane); in set_rdqs() 300 uint32_t get_rdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane) in get_rdqs() argument [all …]
|
| H A D | mrc_util.h | 84 void training_message(uint8_t channel, uint8_t rank, uint8_t byte_lane); 86 void set_rcvn(uint8_t channel, uint8_t rank, 88 uint32_t get_rcvn(uint8_t channel, uint8_t rank, uint8_t byte_lane); 89 void set_rdqs(uint8_t channel, uint8_t rank, 91 uint32_t get_rdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane); 92 void set_wdqs(uint8_t channel, uint8_t rank, 94 uint32_t get_wdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane); 95 void set_wdq(uint8_t channel, uint8_t rank, 97 uint32_t get_wdq(uint8_t channel, uint8_t rank, uint8_t byte_lane); 100 void set_wclk(uint8_t channel, uint8_t rank, uint32_t pi_count); [all …]
|
| /OK3568_Linux_fs/buildroot/dl/qt5location/git/src/3rdparty/mapbox-gl-native/deps/boost/1.65.1/include/boost/geometry/algorithms/detail/overlay/ |
| H A D | sort_by_side.hpp | 41 : rank(0) in ranked_point() 54 , rank(0) in ranked_point() 66 std::size_t rank; member 330 m_ranked_points[i].rank = colinear_rank; in apply() 388 std::size_t const last = 1 + m_ranked_points.back().rank; in reverse() 393 for (; it != m_ranked_points.end() && it->rank == 0; ++it) in reverse() 406 BOOST_ASSERT(fit->rank == 0); in reverse() 414 BOOST_ASSERT(it->rank > 0); in reverse() 415 it->rank = last - it->rank; in reverse() 445 if (ranked_point.rank > last_rank in open_count() [all …]
|
| H A D | aggregate_operations.hpp | 53 std::size_t rank; member 57 : rank(0) in rank_with_rings() 212 if (! ((target_operation == operation_union && ranked_point.rank == 0) in aggregate_operations() 223 if (aggregation.empty() || aggregation.back().rank != ranked_point.rank) in aggregate_operations() 226 current.rank = ranked_point.rank; in aggregate_operations()
|
| /OK3568_Linux_fs/u-boot/drivers/ram/rockchip/ |
| H A D | sdram_pctl_px30.c | 16 void pctl_read_mr(void __iomem *pctl_base, u32 rank, u32 mr_num) in pctl_read_mr() argument 18 writel((rank << 4) | (1 << 0), pctl_base + DDR_PCTL2_MRCTRL0); in pctl_read_mr() 32 int pctl_write_mr(void __iomem *pctl_base, u32 rank, u32 mr_num, u32 arg, in pctl_write_mr() argument 38 writel((mr_num << 12) | (rank << 4) | (0 << 0), in pctl_write_mr() 42 writel((rank << 4) | (0 << 0), in pctl_write_mr() 61 int pctl_write_vrefdq(void __iomem *pctl_base, u32 rank, u32 vrefrate, in pctl_write_vrefdq() argument 84 pctl_write_mr(pctl_base, rank, 6, value | (1 << 7), dramtype); in pctl_write_vrefdq() 87 pctl_write_mr(pctl_base, rank, 6, value | (1 << 7), dramtype); in pctl_write_vrefdq() 89 pctl_write_mr(pctl_base, rank, 6, value | (0 << 7), dramtype); in pctl_write_vrefdq()
|
| H A D | sdram_rk3188.c | 312 static void send_command(struct rk3288_ddr_pctl *pctl, u32 rank, in send_command() argument 315 writel((START_CMD | (rank << 20) | arg | cmd), &pctl->mcmd); in send_command() 322 u32 rank, u32 cmd, u32 ma, u32 op) in send_command_op() argument 324 send_command(pctl, rank, cmd, (ma & LPDDR2_MA_MASK) << LPDDR2_MA_SHIFT | in send_command_op() 422 u32 rank; in data_training() local 433 rank = sdram_params->ch[channel].rank | 1; in data_training() 447 while ((readl(&publ->datx8[0].dxgsr[0]) & rank) in data_training() 448 != rank) in data_training() 450 while ((readl(&publ->datx8[1].dxgsr[0]) & rank) in data_training() 451 != rank) in data_training() [all …]
|
| H A D | sdram_rk3288.c | 370 static void send_command(struct rk3288_ddr_pctl *pctl, u32 rank, in send_command() argument 373 writel((START_CMD | (rank << 20) | arg | cmd), &pctl->mcmd); in send_command() 380 u32 rank, u32 cmd, u32 ma, u32 op) in send_command_op() argument 382 send_command(pctl, rank, cmd, (ma & LPDDR2_MA_MASK) << LPDDR2_MA_SHIFT | in send_command_op() 480 u32 rank; in data_training() local 491 rank = sdram_params->ch[channel].rank | 1; in data_training() 505 while ((readl(&publ->datx8[0].dxgsr[0]) & rank) in data_training() 506 != rank) in data_training() 508 while ((readl(&publ->datx8[1].dxgsr[0]) & rank) in data_training() 509 != rank) in data_training() [all …]
|
| H A D | sdram_common.c | 71 if (cap_info->rank > 1) { in sdram_print_ddr_info() 80 if (cap_info->rank > 2) { in sdram_print_ddr_info() 97 printdec(cap_info->rank); in sdram_print_ddr_info() 133 if (cap_info->rank >= 2) in sdram_get_cs_cap() 139 if (cap_info->rank == 4) { in sdram_get_cs_cap() 177 *p_os_reg2 |= SYS_REG_ENC_RANK(cap_info->rank, channel); in sdram_org_config() 203 SYS_REG_ENC_CH0_2_RANK_V3(cap_info->rank, in sdram_org_config_v3() 206 *p_os_reg2 |= SYS_REG_ENC_CH1_3_RANK(cap_info->rank); in sdram_org_config_v3() 217 if ((channel == 0 || channel == 2) && cap_info->rank > 2) { in sdram_org_config_v3() 331 cs = cap_info->rank; in sdram_detect_dbw() [all …]
|
| H A D | sdram_rk3399.c | 160 cs_map = (sdram_ch->cap_info.rank > 1) ? 3 : 1; in set_memory_map() 190 if (sdram_ch->cap_info.rank == 1 && in set_memory_map() 1383 u32 rank) in select_per_cs_training_index() argument 1393 clrsetbits_le32(&denali_phy[8], 0x1 << 24, rank << 24); in select_per_cs_training_index() 1394 clrsetbits_le32(&denali_phy[136], 0x1 << 24, rank << 24); in select_per_cs_training_index() 1395 clrsetbits_le32(&denali_phy[264], 0x1 << 24, rank << 24); in select_per_cs_training_index() 1396 clrsetbits_le32(&denali_phy[392], 0x1 << 24, rank << 24); in select_per_cs_training_index() 1436 u32 rank = sdram_params->ch[channel].cap_info.rank; in data_training_ca() local 1443 rank_mask = (rank == 1) ? 0x5 : 0xf; in data_training_ca() 1445 rank_mask = (rank == 1) ? 0x1 : 0x3; in data_training_ca() [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-uniphier/dram/ |
| H A D | cmd_ddrphy.c | 141 int rank; in __wld_dump() local 145 for (rank = 0; rank < 4; rank++) { in __wld_dump() 146 u32 wld = (lcdlr0 >> (8 * rank)) & 0xff; /* Delay */ in __wld_dump() 147 u32 wlsl = (gtr >> (12 + 2 * rank)) & 0x3; /* System Latency */ in __wld_dump() 164 int rank; in __dqsgd_dump() local 168 for (rank = 0; rank < 4; rank++) { in __dqsgd_dump() 169 u32 dqsgd = (lcdlr2 >> (8 * rank)) & 0xff; /* Delay */ in __dqsgd_dump() 170 u32 dgsl = (gtr >> (3 * rank)) & 0x7; /* System Latency */ in __dqsgd_dump()
|
| H A D | cmd_ddrmphy.c | 167 int rank; in __wld_dump() local 171 for (rank = 0; rank < 4; rank++) { in __wld_dump() 172 u32 wld = (lcdlr0 >> (8 * rank)) & 0xff; /* Delay */ in __wld_dump() 173 u32 wlsl = (gtr >> (12 + 2 * rank)) & 0x3; /* System Latency */ in __wld_dump() 190 int rank; in __dqsgd_dump() local 194 for (rank = 0; rank < 4; rank++) { in __dqsgd_dump() 195 u32 dqsgd = (lcdlr2 >> (8 * rank)) & 0xff; /* Delay */ in __dqsgd_dump() 196 u32 dgsl = (gtr >> (3 * rank)) & 0x7; /* System Latency */ in __dqsgd_dump()
|
| H A D | ddrphy-training.c | 18 void ddrphy_prepare_training(void __iomem *phy_base, int rank) in ddrphy_prepare_training() argument 28 tmp |= (1 << (PHY_DX_GCR_WLRKEN_SHIFT + rank)) & in ddrphy_prepare_training() 37 tmp |= (rank << PHY_DTCR_DTRANK_SHIFT) & PHY_DTCR_DTRANK_MASK; in ddrphy_prepare_training() 42 tmp |= (1 << (PHY_DTCR_RANKEN_SHIFT + rank)) & PHY_DTCR_RANKEN_MASK; in ddrphy_prepare_training()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/ |
| H A D | dram_sun8i_a33.c | 27 u8 rank; member 43 MCTL_CR_BANK(para->bank) | MCTL_CR_RANK(para->rank), in mctl_set_cr() 49 u8 orig_rank = para->rank; in auto_detect_dram_size() 56 para->rank = 1; in auto_detect_dram_size() 73 para->rank = orig_rank; in auto_detect_dram_size() 185 if (para->rank == 2) in mctl_data_train_cfg() 233 para->rank = 2; in mctl_channel_init() 260 para->rank = 1; in mctl_channel_init() 338 .rank = 1, in sunxi_dram_init() 355 if (para.rank == 2) in sunxi_dram_init() [all …]
|
| H A D | dram_sun8i_a83t.c | 25 u8 rank; member 42 MCTL_CR_BANK(para->bank) | MCTL_CR_RANK(para->rank), in mctl_set_cr() 48 u8 orig_rank = para->rank; in auto_detect_dram_size() 55 para->rank = 1; in auto_detect_dram_size() 72 para->rank = orig_rank; in auto_detect_dram_size() 217 if (para->rank == 2) in mctl_data_train_cfg() 316 para->rank = 2; in mctl_channel_init() 352 para->rank = 1; in mctl_channel_init() 416 para->rank = 2; in mctl_sys_init() 436 .rank = 1, in sunxi_dram_init() [all …]
|
| H A D | dram_sun6i.c | 25 u8 rank; member 92 static bool mctl_rank_detect(u32 *gsr0, int rank) in mctl_rank_detect() argument 94 const u32 done = MCTL_DX_GSR0_RANK0_TRAIN_DONE << rank; in mctl_rank_detect() 95 const u32 err = MCTL_DX_GSR0_RANK0_TRAIN_ERR << rank; in mctl_rank_detect() 167 para->rank = 1; in mctl_channel_init() 275 MCTL_CR_BANK(1) | MCTL_CR_RANK(para->rank), &mctl_com->cr); in mctl_com_init() 340 .rank = 2, in sunxi_dram_init() 408 MCTL_CR_RANK(para.rank)); in sunxi_dram_init() 410 return 1 << (para.rank + para.rows + bank + columns + para.chan + bus); in sunxi_dram_init()
|
| /OK3568_Linux_fs/kernel/drivers/s390/cio/ |
| H A D | scm.c | 103 scm_attr(rank); 140 scmdev->attrs.rank = sale->rank; in scmdev_setup() 144 scmdev->attrs.rank = sale->rank; in scmdev_setup() 162 changed = scmdev->attrs.rank != sale->rank || in scmdev_update() 164 scmdev->attrs.rank = sale->rank; in scmdev_update()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3066/ |
| H A D | sdram_rk3066.c | 301 static void send_command(struct rk3288_ddr_pctl *pctl, u32 rank, in send_command() argument 304 writel((START_CMD | (rank << 20) | arg | cmd), &pctl->mcmd); in send_command() 311 u32 rank, u32 cmd, u32 ma, u32 op) in send_command_op() argument 313 send_command(pctl, rank, cmd, (ma & LPDDR2_MA_MASK) << LPDDR2_MA_SHIFT | in send_command_op() 409 u32 rank; in data_training() local 420 rank = sdram_params->ch[channel].rank | 1; in data_training() 434 while ((readl(&publ->datx8[0].dxgsr[0]) & rank) in data_training() 435 != rank) in data_training() 437 while ((readl(&publ->datx8[1].dxgsr[0]) & rank) in data_training() 438 != rank) in data_training() [all …]
|
| /OK3568_Linux_fs/kernel/drivers/edac/ |
| H A D | i5100_edac.c | 322 unsigned rank[I5100_MAX_RANK_INTERLEAVE]; member 362 int chan, int rank) in i5100_rank_to_slot() argument 372 if (priv->dimm_csmap[i][j] == rank) in i5100_rank_to_slot() 435 unsigned rank, in i5100_handle_ce() argument 450 chan, rank, -1, in i5100_handle_ce() 457 unsigned rank, in i5100_handle_ue() argument 472 chan, rank, -1, in i5100_handle_ue() 486 unsigned rank; in i5100_read_log() local 504 rank = i5100_recmema_rank(dw2); in i5100_read_log() 517 i5100_handle_ce(mci, chan, bank, rank, syndrome, cas, ras, msg); in i5100_read_log() [all …]
|
| H A D | al_mc_edac.c | 65 u8 rank, u32 row, u8 bg, u8 bank, u16 column, in prepare_msg() argument 71 rank, row, bg, bank, column, syn0, syn1, syn2); in prepare_msg() 81 u8 rank, bg, bank; in handle_ce() local 100 rank = FIELD_GET(AL_MC_ECC_CE_ADDR0_RANK, ecccaddr0); in handle_ce() 108 rank, row, bg, bank, column, in handle_ce() 126 u8 rank, bg, bank; in handle_ue() local 145 rank = FIELD_GET(AL_MC_ECC_UE_ADDR0_RANK, eccuaddr0); in handle_ue() 153 rank, row, bg, bank, column, in handle_ue()
|
| H A D | i3200_edac.c | 137 u64 rank = ((log & I3200_ECCERRLOG_RANK_BITS) >> in eccerrlog_row() local 139 return rank | (channel * I3200_RANKS_PER_CHANNEL); in eccerrlog_row() 318 int channel, int rank) in drb_to_nr_pages() argument 322 n = drbs[channel][rank]; in drb_to_nr_pages() 326 if (rank > 0) in drb_to_nr_pages() 327 n -= drbs[channel][rank - 1]; in drb_to_nr_pages() 329 drbs[channel][rank] == drbs[channel][I3200_RANKS_PER_CHANNEL - 1]) in drb_to_nr_pages()
|
| /OK3568_Linux_fs/kernel/Documentation/ABI/testing/ |
| H A D | sysfs-devices-edac | 86 What: /sys/devices/system/edac/mc/mc*/(dimm|rank)*/size 90 Description: This attribute file will display the size of dimm or rank. 92 stick. For rank*/size, this is the size, in MB for one rank 93 of the DIMM memory stick. On single rank memories (1R), this 94 is also the total size of the dimm. On dual rank (2R) memories, 97 What: /sys/devices/system/edac/mc/mc*/(dimm|rank)*/dimm_dev_type 104 What: /sys/devices/system/edac/mc/mc*/(dimm|rank)*/dimm_edac_mode 112 What: /sys/devices/system/edac/mc/mc*/(dimm|rank)*/dimm_label 127 What: /sys/devices/system/edac/mc/mc*/(dimm|rank)*/dimm_location 132 branch/channel/slot or channel/slot) of the dimm or rank. [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/ |
| H A D | sdram.c | 23 u32 rank, cs0_col, bk, cs0_row, cs1_row, bw, row_3_4; in rockchip_sdram_size() local 38 rank = 1 + (sys_reg >> SYS_REG_RANK_SHIFT(ch) & in rockchip_sdram_size() 89 if (rank > 1) in rockchip_sdram_size() 95 if (rank > 1) in rockchip_sdram_size() 98 rank, cs0_col, cs1_col, bk, cs0_row, in rockchip_sdram_size() 103 rank, cs0_col, bk, cs0_row, in rockchip_sdram_size()
|
| /OK3568_Linux_fs/kernel/drivers/s390/block/ |
| H A D | scm_blk.h | 67 u8 rank; in SCM_LOG_STATE() member 71 .rank = scmdev->attrs.rank, in SCM_LOG_STATE()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3036/ |
| H A D | sdram_rk3036.c | 444 u32 rank, u32 cmd, u32 arg) in send_command() argument 446 writel((START_CMD | (rank << 20) | arg | cmd), &pctl->mcmd); in send_command() 655 if (config.rank == 2) { in dram_cfg_rbc() 704 if (config.rank > 1) in sdram_all_config() 709 (config.rank - 1) << DDR_RANK_CNT_SHIFT | in sdram_all_config() 721 u32 size, os_reg, cs0_row, cs1_row, col, bank, rank; in sdram_size() local 730 rank = 1 + ((os_reg >> DDR_RANK_CNT_SHIFT) & DDR_RANK_CNT_MASK); in sdram_size() 735 if (rank > 1) in sdram_size()
|
| /OK3568_Linux_fs/kernel/drivers/memory/tegra/ |
| H A D | tegra210-emc-core.c | 59 #define TRIM_REG(chan, rank, reg, byte) \ argument 60 (((EMC_PMACRO_OB_DDLL_LONG_DQ_RANK ## rank ## _ ## reg ## \ 61 _OB_DDLL_LONG_DQ_RANK ## rank ## _BYTE ## byte ## _MASK & \ 63 rank ## _ ## reg ## _INDEX]) >> \ 64 EMC_PMACRO_OB_DDLL_LONG_DQ_RANK ## rank ## _ ## reg ## \ 65 _OB_DDLL_LONG_DQ_RANK ## rank ## _BYTE ## byte ## _SHIFT) \ 67 (((EMC_DATA_BRLSHFT_ ## rank ## _RANK ## rank ## _BYTE ## \ 70 _EMC_DATA_BRLSHFT_ ## rank ## _INDEX]) >> \ 71 EMC_DATA_BRLSHFT_ ## rank ## _RANK ## rank ## _BYTE ## \ 74 #define CALC_TEMP(rank, reg, byte1, byte2, n) \ argument [all …]
|