Home
last modified time | relevance | path

Searched refs:dramtype (Results 1 – 25 of 55) sorted by relevance

123

/OK3568_Linux_fs/u-boot/drivers/ram/rockchip/
H A Dsdram_rv1126.c409 if (sdram_params->base.dramtype == DDR4) { in calculate_ddrconfig()
480 if (sdram_params->base.dramtype == DDR4) { in calculate_ddrconfig()
526 if (sdram_params->base.dramtype == DDR4) { in set_ctl_address_map()
549 if (sdram_params->base.dramtype == LPDDR3 && cap_info->row_3_4) in set_ctl_address_map()
551 if (sdram_params->base.dramtype == DDR4 && cap_info->bw == 0x1) in set_ctl_address_map()
785 static void *get_ddr_drv_odt_info(u32 dramtype) in get_ddr_drv_odt_info() argument
791 if (dramtype == DDR4) in get_ddr_drv_odt_info()
793 else if (dramtype == DDR3) in get_ddr_drv_odt_info()
795 else if (dramtype == LPDDR3) in get_ddr_drv_odt_info()
797 else if (dramtype == LPDDR4) in get_ddr_drv_odt_info()
[all …]
H A Dsdram_px30.c144 if (sdram_params->base.dramtype == DDR4) { in calculate_ddrconfig()
177 if (sdram_params->base.dramtype == DDR4) in set_ctl_address_map()
194 if (sdram_params->base.dramtype == DDR4) { in set_ctl_address_map()
216 if ((sdram_params->base.dramtype == LPDDR3 || in set_ctl_address_map()
217 sdram_params->base.dramtype == LPDDR2) && in set_ctl_address_map()
220 if (sdram_params->base.dramtype == DDR4 && cap_info->bw != 0x2) in set_ctl_address_map()
274 static int data_training(struct dram_info *dram, u32 cs, u32 dramtype) in data_training() argument
287 ret = phy_data_training(dram->phy, cs, dramtype); in data_training()
315 cs_cap[0] = sdram_get_cs_cap(cap_info, 0, base->dramtype); in sdram_msch_config()
316 cs_cap[1] = sdram_get_cs_cap(cap_info, 1, base->dramtype); in sdram_msch_config()
[all …]
H A Dsdram_pctl_px30.c33 u32 dramtype) in pctl_write_mr() argument
37 if (dramtype == DDR3 || dramtype == DDR4) { in pctl_write_mr()
62 u32 dramtype) in pctl_write_vrefdq() argument
67 if (dramtype != DDR4 || vrefrate < 4500 || vrefrate > 9250) in pctl_write_vrefdq()
84 pctl_write_mr(pctl_base, rank, 6, value | (1 << 7), dramtype); in pctl_write_vrefdq()
87 pctl_write_mr(pctl_base, rank, 6, value | (1 << 7), dramtype); in pctl_write_vrefdq()
89 pctl_write_mr(pctl_base, rank, 6, value | (0 << 7), dramtype); in pctl_write_vrefdq()
H A Dsdram_rk3399.c179 if (sdram_params->base.dramtype == LPDDR4) { in set_memory_map()
191 sdram_params->base.dramtype == DDR3) in set_memory_map()
220 if (sdram_params->base.dramtype == LPDDR4) { in phy_io_config()
237 } else if (sdram_params->base.dramtype == LPDDR3) { in phy_io_config()
287 } else if (sdram_params->base.dramtype == DDR3) { in phy_io_config()
327 if (sdram_params->base.dramtype == LPDDR4) { in phy_io_config()
350 if (sdram_params->base.dramtype == LPDDR4) { in phy_io_config()
399 if (sdram_params->base.dramtype == LPDDR4) { in phy_io_config()
559 if (sdram_params->base.dramtype == LPDDR4) { in set_ds_odt()
605 } else if (sdram_params->base.dramtype == LPDDR3) { in set_ds_odt()
[all …]
H A Dsdram_rk3328.c154 if (sdram_params->base.dramtype == DDR4) { in calculate_ddrconfig()
227 if (sdram_params->base.dramtype == LPDDR3 && cap_info->row_3_4) in set_ctl_address_map()
229 if (sdram_params->base.dramtype == DDR4 && cap_info->bw == 0x1) in set_ctl_address_map()
236 static int data_training(struct dram_info *dram, u32 cs, u32 dramtype) in data_training() argument
249 ret = phy_data_training(dram->phy, cs, dramtype); in data_training()
380 if (data_training(dram, 0, sdram_params->base.dramtype) != 0) { in sdram_init()
384 if (data_training(dram, 1, sdram_params->base.dramtype) != 0) { in sdram_init()
389 if (sdram_params->base.dramtype == DDR4) in sdram_init()
391 sdram_params->base.dramtype); in sdram_init()
421 u32 dram_type = sdram_params->base.dramtype; in dram_detect_cap()
[all …]
H A Dsdram_common.c13 void sdram_print_dram_type(unsigned char dramtype) in sdram_print_dram_type() argument
15 switch (dramtype) { in sdram_print_dram_type()
48 sdram_print_dram_type(base->dramtype); in sdram_print_ddr_info()
60 if (base->dramtype == DDR4) { in sdram_print_ddr_info()
101 cap = sdram_get_cs_cap(cap_info, 3, base->dramtype); in sdram_print_ddr_info()
172 *p_os_reg2 |= SYS_REG_ENC_DDRTYPE(base->dramtype); in sdram_org_config()
195 SYS_REG_ENC_DDRTYPE_V3(base->dramtype, *p_os_reg2, *p_os_reg3); in sdram_org_config_v3()
415 int sdram_detect_high_row(struct sdram_cap_info *cap_info, u32 dramtype) in sdram_detect_high_row() argument
450 cs0_cap = sdram_get_cs_cap(cap_info, 0, dramtype); in sdram_detect_high_row()
453 cap = sdram_get_cs_cap(cap_info, 1, dramtype); in sdram_detect_high_row()
H A Dsdram_rk3288.c174 static void dfi_cfg(struct rk3288_ddr_pctl *pctl, u32 dramtype) in dfi_cfg() argument
251 switch (sdram_params->base.dramtype) { in pctl_cfg()
320 switch (sdram_params->base.dramtype) { in phy_cfg()
387 u32 dramtype) in memory_init() argument
392 | (dramtype == DDR3 ? PIR_DRAMRST : 0))); in memory_init()
489 if (sdram_params->base.dramtype != LPDDR3) in data_training()
529 if (sdram_params->base.dramtype != LPDDR3) in data_training()
598 sys_reg |= sdram_params->base.dramtype << SYS_REG_DDRTYPE_SHIFT; in dram_all_config()
660 if (sdram_params->base.dramtype == LPDDR3) { in sdram_rank_bw_detect()
791 if ((sdram_params->base.dramtype == DDR3 && in sdram_init()
[all …]
H A Dsdram_rk322x.c166 u32 dramtype = sdram_params->base.dramtype; in memory_init() local
168 if (dramtype == DDR3) { in memory_init()
222 if (dramtype == LPDDR3) in memory_init()
406 u32 dramtype = sdram_params->base.dramtype; in pctl_cfg() local
425 if (dramtype == DDR3) { in pctl_cfg()
446 if (dramtype == LPDDR2) { in pctl_cfg()
484 switch (sdram_params->base.dramtype) { in phy_cfg()
502 if (sdram_params->base.dramtype == LPDDR2) in phy_cfg()
583 sys_reg |= sdram_params->base.dramtype << SYS_REG_DDRTYPE_SHIFT; in dram_all_config()
607 if (sdram_params->base.dramtype == DDR3) in dram_cap_detect()
H A Dsdram_rk3188.c175 static void dfi_cfg(struct rk3288_ddr_pctl *pctl, u32 dramtype) in dfi_cfg() argument
235 switch (sdram_params->base.dramtype) { in pctl_cfg()
283 switch (sdram_params->base.dramtype) { in phy_cfg()
329 u32 dramtype) in memory_init() argument
334 | (dramtype == DDR3 ? PIR_DRAMRST : 0))); in memory_init()
431 if (sdram_params->base.dramtype != LPDDR3) in data_training()
471 if (sdram_params->base.dramtype != LPDDR3) in data_training()
541 sys_reg |= sdram_params->base.dramtype << SYS_REG_DDRTYPE_SHIFT; in dram_all_config()
607 if (sdram_params->base.dramtype == LPDDR3) { in sdram_rank_bw_detect()
719 if ((sdram_params->base.dramtype == DDR3 && in sdram_init()
[all …]
H A Dsdram_phy_px30.c116 int phy_data_training(void __iomem *phy_base, u32 cs, u32 dramtype) in phy_data_training() argument
130 if (dramtype == DDR4) { in phy_data_training()
148 if (dramtype == DDR4) { in phy_data_training()
195 sdram_phy_set_ds_odt(phy_base, base->dramtype); in phy_cfg()
H A Dsdram-px30-ddr3-detect-333.inc28 .dramtype = DDR3,
H A Dsdram-px30-lpddr3-detect-333.inc28 .dramtype = LPDDR3,
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3066/
H A Dsdram_rk3066.c175 static void dfi_cfg(struct rk3288_ddr_pctl *pctl, u32 dramtype) in dfi_cfg() argument
225 switch (sdram_params->base.dramtype) { in pctl_cfg()
272 switch (sdram_params->base.dramtype) { in phy_cfg()
318 u32 dramtype) in memory_init() argument
323 | (dramtype == DDR3 ? PIR_DRAMRST : 0))); in memory_init()
418 if (sdram_params->base.dramtype != LPDDR3) in data_training()
458 if (sdram_params->base.dramtype != LPDDR3) in data_training()
528 sys_reg |= sdram_params->base.dramtype << SYS_REG_DDRTYPE_SHIFT; in dram_all_config()
594 if (sdram_params->base.dramtype == LPDDR3) { in sdram_rank_bw_detect()
699 if ((sdram_params->base.dramtype == DDR3 && in sdram_init()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dsdram_pctl_px30.h255 u32 dramtype);
257 u32 dramtype);
H A Dsdram_common.h245 unsigned int dramtype; member
438 int sdram_detect_high_row(struct sdram_cap_info *cap_info, u32 dramtype);
441 void sdram_print_dram_type(unsigned char dramtype);
H A Dsdram_phy_px30.h60 int phy_data_training(void __iomem *phy_base, u32 cs, u32 dramtype);
H A Dsdram_rk3288.h88 u32 dramtype; member
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-spear/
H A Dspr_defs.h33 int dramtype; member
/OK3568_Linux_fs/u-boot/drivers/ram/rockchip/sdram_inc/rv1126/
H A Dsdram-rv1126-lpddr3-detect-784.inc28 .dramtype = LPDDR3,
H A Dsdram-rv1126-ddr3-detect-1056.inc28 .dramtype = DDR3,
H A Dsdram-rv1126-ddr3-detect-528.inc28 .dramtype = DDR3,
H A Dsdram-rv1126-lpddr3-detect-664.inc28 .dramtype = LPDDR3,
H A Dsdram-rv1126-ddr3-detect-924.inc28 .dramtype = DDR3,
H A Dsdram-rv1126-lpddr3-detect-396.inc28 .dramtype = LPDDR3,
H A Dsdram-rv1126-lpddr3-detect-528.inc28 .dramtype = LPDDR3,

123