Home
last modified time | relevance | path

Searched refs:SPI_NOR_DUAL_READ (Results 1 – 22 of 22) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/mtd/spi/
H A Dspi-nor-ids.c88 …{ INFO("en25qh256a", 0x1c7019, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ …
89 …{ INFO("en25qx256a", 0x1c7119, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ …
90 …{ INFO("en25qx128a", 0x1c7118, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)…
96 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
101 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
106 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
111 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
116 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
121 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
125 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
[all …]
H A Dsf_internal.h47 #define SPI_NOR_DUAL_READ BIT(5) /* Flash supports Dual Read */ macro
H A Dspi-nor-core.c2165 if (info->flags & SPI_NOR_DUAL_READ) { in spi_nor_init_params()
2226 if ((info->flags & (SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)) && in spi_nor_init_params()
/OK3568_Linux_fs/kernel/drivers/mtd/spi-nor/
H A Dspansion.c37 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
39 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
41 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
44 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
47 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
50 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
53 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
56 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | USE_CLSR)
59 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
62 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
[all …]
H A Dwinbond.c45 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
49 SECT_4K | SPI_NOR_DUAL_READ |
57 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
60 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
64 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
67 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
70 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
73 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
77 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
79 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
[all …]
H A Dgigadevice.c28 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
31 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
34 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
37 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
40 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
43 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
46 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
49 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
54 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
59 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
[all …]
H A Dissi.c37 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
39 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
41 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
43 SECT_4K | SPI_NOR_DUAL_READ) },
45 SECT_4K | SPI_NOR_DUAL_READ) },
47 SECT_4K | SPI_NOR_DUAL_READ) },
49 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
53 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
55 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
57 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
[all …]
H A Dmacronix.c48 SECT_4K | SPI_NOR_DUAL_READ |
56 SECT_4K | SPI_NOR_DUAL_READ |
59 SECT_4K | SPI_NOR_DUAL_READ |
62 SECT_4K | SPI_NOR_DUAL_READ |
65 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)
70 SECT_4K | SPI_NOR_DUAL_READ |
73 SECT_4K | SPI_NOR_DUAL_READ |
77 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
80 SECT_4K | SPI_NOR_DUAL_READ |
83 SECT_4K | SPI_NOR_DUAL_READ |
[all …]
H A Dxmc.c14 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
16 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
18 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
20 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
22 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
24 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
26 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
28 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
H A Dxtx.c11 { "XT25F64F", INFO(0x0b4017, 0, 64 * 1024, 128, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
12 …{ "XT25F128B", INFO(0x0b4018, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) …
13 { "xt25q64d", INFO(0x0b6017, 0, 64 * 1024, 128, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
14 …{ "xt25q128d", INFO(0x0b6018, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) …
15 …{ "xt25f256b", INFO(0x0b4019, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) …
H A Dpuya.c12 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
14 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
16 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
18 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
20 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },
H A Dmicron-st.c38 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
41 USE_FSR | SPI_NOR_DUAL_READ |
44 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
49 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
56 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
74 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
H A Ddosilicon.c12 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
14 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
16 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
H A Dfmsh.c12 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
14 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
16 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },
H A Deon.c19 SECT_4K | SPI_NOR_DUAL_READ) },
21 SECT_4K | SPI_NOR_DUAL_READ) },
24 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
H A Desmt.c24 …INFO(0x1c7019, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPC…
26 …INFO(0x1c7119, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPC…
28 INFO(0x1c7118, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
H A Dsst.c36 SECT_4K | SPI_NOR_DUAL_READ |
39 SECT_4K | SPI_NOR_DUAL_READ) },
41 SECT_4K | SPI_NOR_DUAL_READ |
H A Dboya.c11 …{ "BY25Q256FSEIG", INFO(0x684919, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_RE…
H A Dnormem.c11 …{ "NM25Q128EVB", INFO(0x522118, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ…
H A Datmel.c71 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
H A Dcore.h280 #define SPI_NOR_DUAL_READ BIT(5) /* Flash supports Dual Read */ macro
H A Dcore.c2909 if (info->flags & SPI_NOR_DUAL_READ) { in spi_nor_info_init_params()
3042 if ((nor->info->flags & (SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)) && in spi_nor_init_params()