Home
last modified time | relevance | path

Searched refs:RK2928_PLL_CON (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk.h198 #define RK2928_PLL_CON(x) ((x) * 0x4) macro
223 #define RK3288_PLL_CON(x) RK2928_PLL_CON(x)
240 #define RK3308_PLL_CON(x) RK2928_PLL_CON(x)
253 #define RK3328_PLL_CON(x) RK2928_PLL_CON(x)
271 #define RK3368_PLL_CON(x) RK2928_PLL_CON(x)
287 #define RK3399_PLL_CON(x) RK2928_PLL_CON(x)
302 #define RK3399_PMU_PLL_CON(x) RK2928_PLL_CON(x)
318 #define RK3528_PLL_CON(x) RK2928_PLL_CON(x)
341 #define RK3562_PLL_CON(x) RK2928_PLL_CON(x)
374 #define RK3568_PLL_CON(x) RK2928_PLL_CON(x)
[all …]
H A Dclk-rk3188.c217 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
219 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
221 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
223 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
228 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
230 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
232 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
234 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3128.c161 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
163 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
165 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
167 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3036.c143 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
145 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
147 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3228.c170 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
172 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(3),
174 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(6),
176 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3128.c81 [APLL] = PLL(pll_rk3036, PLL_APLL, RK2928_PLL_CON(0),
83 [DPLL] = PLL(pll_rk3036, PLL_DPLL, RK2928_PLL_CON(4),
85 [CPLL] = PLL(pll_rk3036, PLL_CPLL, RK2928_PLL_CON(8),
87 [GPLL] = PLL(pll_rk3036, PLL_GPLL, RK2928_PLL_CON(12),
H A Dclk_rk322x.c82 [APLL] = PLL(pll_rk3036, PLL_APLL, RK2928_PLL_CON(0),
84 [DPLL] = PLL(pll_rk3036, PLL_DPLL, RK2928_PLL_CON(3),
86 [CPLL] = PLL(pll_rk3036, PLL_CPLL, RK2928_PLL_CON(6),
88 [GPLL] = PLL(pll_rk3036, PLL_GPLL, RK2928_PLL_CON(9),
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rk3128.h76 #define RK2928_PLL_CON(x) ((x) * 0x4) macro
H A Dcru_rk322x.h74 #define RK2928_PLL_CON(x) ((x) * 0x4) macro