Home
last modified time | relevance | path

Searched full:dclk (Results 1 – 25 of 257) sorted by relevance

1234567891011

/OK3568_Linux_fs/kernel/drivers/gpu/drm/sun4i/
H A Dsun4i_dotclock.c28 struct sun4i_dclk *dclk = hw_to_dclk(hw); in sun4i_dclk_disable() local
30 regmap_update_bits(dclk->regmap, SUN4I_TCON0_DCLK_REG, in sun4i_dclk_disable()
36 struct sun4i_dclk *dclk = hw_to_dclk(hw); in sun4i_dclk_enable() local
38 return regmap_update_bits(dclk->regmap, SUN4I_TCON0_DCLK_REG, in sun4i_dclk_enable()
45 struct sun4i_dclk *dclk = hw_to_dclk(hw); in sun4i_dclk_is_enabled() local
48 regmap_read(dclk->regmap, SUN4I_TCON0_DCLK_REG, &val); in sun4i_dclk_is_enabled()
56 struct sun4i_dclk *dclk = hw_to_dclk(hw); in sun4i_dclk_recalc_rate() local
59 regmap_read(dclk->regmap, SUN4I_TCON0_DCLK_REG, &val); in sun4i_dclk_recalc_rate()
73 struct sun4i_dclk *dclk = hw_to_dclk(hw); in sun4i_dclk_round_rate() local
74 struct sun4i_tcon *tcon = dclk->tcon; in sun4i_dclk_round_rate()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/hisilicon/
H A Dclkdivider-hi6220.c49 struct hi6220_clk_divider *dclk = to_hi6220_clk_divider(hw); in hi6220_clkdiv_recalc_rate() local
51 val = readl_relaxed(dclk->reg) >> dclk->shift; in hi6220_clkdiv_recalc_rate()
52 val &= div_mask(dclk->width); in hi6220_clkdiv_recalc_rate()
54 return divider_recalc_rate(hw, parent_rate, val, dclk->table, in hi6220_clkdiv_recalc_rate()
55 CLK_DIVIDER_ROUND_CLOSEST, dclk->width); in hi6220_clkdiv_recalc_rate()
61 struct hi6220_clk_divider *dclk = to_hi6220_clk_divider(hw); in hi6220_clkdiv_round_rate() local
63 return divider_round_rate(hw, rate, prate, dclk->table, in hi6220_clkdiv_round_rate()
64 dclk->width, CLK_DIVIDER_ROUND_CLOSEST); in hi6220_clkdiv_round_rate()
73 struct hi6220_clk_divider *dclk = to_hi6220_clk_divider(hw); in hi6220_clkdiv_set_rate() local
75 value = divider_get_val(rate, parent_rate, dclk->table, in hi6220_clkdiv_set_rate()
[all …]
/OK3568_Linux_fs/kernel/drivers/siox/
H A Dsiox-bus-gpio.c20 struct gpio_desc *dclk; member
38 gpiod_set_value_cansleep(ddata->dclk, 0); in siox_gpio_pushpull()
60 gpiod_set_value_cansleep(ddata->dclk, 1); in siox_gpio_pushpull()
62 gpiod_set_value_cansleep(ddata->dclk, 0); in siox_gpio_pushpull()
117 ddata->dclk = devm_gpiod_get(dev, "dclk", GPIOD_OUT_LOW); in siox_gpio_probe()
118 if (IS_ERR(ddata->dclk)) { in siox_gpio_probe()
119 ret = PTR_ERR(ddata->dclk); in siox_gpio_probe()
120 dev_err(dev, "Failed to get %s GPIO: %d\n", "dclk", ret); in siox_gpio_probe()
/OK3568_Linux_fs/kernel/sound/soc/meson/
H A Daxg-pdm.c94 struct clk *dclk; member
186 /* Max sample counter value per half period of dclk */ in axg_pdm_set_sample_pointer()
188 clk_get_rate(priv->dclk) * 2); in axg_pdm_set_sample_pointer()
253 ret = clk_set_rate(priv->dclk, rate * os); in axg_pdm_hw_params()
255 dev_err(dai->dev, "failed to set dclk\n"); in axg_pdm_hw_params()
276 ret = clk_prepare_enable(priv->dclk); in axg_pdm_startup()
278 dev_err(dai->dev, "enabling dclk failed\n"); in axg_pdm_startup()
294 clk_disable_unprepare(priv->dclk); in axg_pdm_shutdown()
621 priv->dclk = devm_clk_get(dev, "dclk"); in axg_pdm_probe()
622 if (IS_ERR(priv->dclk)) { in axg_pdm_probe()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/display/
H A Dintel_bw.c17 u16 dclk, t_rp, t_rdpre, t_rc, t_ras, t_rcd; member
107 sp->dclk = val & 0xffff; in icl_pcode_read_qgv_point_info()
160 "QGV %d: DCLK=%d tRP=%d tRDPRE=%d tRAS=%d tRCD=%d tRC=%d\n", in icl_get_qgv_points()
161 i, sp->dclk, sp->t_rp, sp->t_rdpre, sp->t_ras, in icl_get_qgv_points()
168 static int icl_calc_bw(int dclk, int num, int den) in icl_calc_bw() argument
171 return DIV_ROUND_CLOSEST(num * dclk * 100, den * 6); in icl_calc_bw()
176 u16 dclk = 0; in icl_sagv_max_dclk() local
180 dclk = max(dclk, qi->points[i].dclk); in icl_sagv_max_dclk()
182 return dclk; in icl_sagv_max_dclk()
258 bw = icl_calc_bw(sp->dclk, clpchgroup * 32 * num_channels, ct); in icl_get_bw_info()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/radeon/
H A Drs780_dpm.c572 (new_ps->dclk == old_ps->dclk)) in rs780_set_uvd_clock_before_set_eng_clock()
578 radeon_set_uvd_clocks(rdev, new_ps->vclk, new_ps->dclk); in rs780_set_uvd_clock_before_set_eng_clock()
589 (new_ps->dclk == old_ps->dclk)) in rs780_set_uvd_clock_after_set_eng_clock()
595 radeon_set_uvd_clocks(rdev, new_ps->vclk, new_ps->dclk); in rs780_set_uvd_clock_after_set_eng_clock()
729 rps->dclk = le32_to_cpu(non_clock_info->ulDCLK); in rs780_parse_pplib_non_clock_info()
732 rps->dclk = 0; in rs780_parse_pplib_non_clock_info()
736 if ((rps->vclk == 0) || (rps->dclk == 0)) { in rs780_parse_pplib_non_clock_info()
738 rps->dclk = RS780_DEFAULT_DCLK_FREQ; in rs780_parse_pplib_non_clock_info()
946 printk("\tuvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); in rs780_dpm_print_power_state()
995 seq_printf(m, "uvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); in rs780_dpm_debugfs_print_current_performance_level()
H A Dradeon_uvd.c944 * @dclk: wanted DCLK
954 * @optimal_dclk_div: resulting dclk post divider
960 unsigned vclk, unsigned dclk, in radeon_uvd_calc_upll_dividers() argument
975 vco_min = max(max(vco_min, vclk), dclk); in radeon_uvd_calc_upll_dividers()
995 /* calc dclk divider with current vco freq */ in radeon_uvd_calc_upll_dividers()
996 dclk_div = radeon_uvd_calc_upll_post_div(vco_freq, dclk, in radeon_uvd_calc_upll_dividers()
1002 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in radeon_uvd_calc_upll_dividers()
H A Dsumo_dpm.c824 radeon_set_uvd_clocks(rdev, new_rps->vclk, new_rps->dclk); in sumo_setup_uvd_clocks()
841 (new_rps->dclk == old_rps->dclk)) in sumo_set_uvd_clock_before_set_eng_clock()
859 (new_rps->dclk == old_rps->dclk)) in sumo_set_uvd_clock_after_set_eng_clock()
1415 rps->dclk = le32_to_cpu(non_clock_info->ulDCLK); in sumo_parse_pplib_non_clock_info()
1418 rps->dclk = 0; in sumo_parse_pplib_non_clock_info()
1802 printk("\tuvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); in sumo_dpm_print_power_state()
1825 seq_printf(m, "uvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); in sumo_dpm_debugfs_print_current_performance_level()
1833 seq_printf(m, "uvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); in sumo_dpm_debugfs_print_current_performance_level()
/OK3568_Linux_fs/kernel/drivers/video/fbdev/riva/
H A Dnv_driver.c276 unsigned long dclk = 0; in riva_get_maxdclk() local
286 dclk = 800000; in riva_get_maxdclk()
288 dclk = 1000000; in riva_get_maxdclk()
294 dclk = 1000000; in riva_get_maxdclk()
303 dclk = 800000; in riva_get_maxdclk()
306 dclk = 1000000; in riva_get_maxdclk()
311 return dclk; in riva_get_maxdclk()
/OK3568_Linux_fs/kernel/drivers/clk/samsung/
H A Dclk-s3c2410-dclk.c125 * dclk and clkout init
409 .name = "s3c2410-dclk",
412 .name = "s3c2412-dclk",
415 .name = "s3c2440-dclk",
418 .name = "s3c2443-dclk",
428 .name = "s3c24xx-dclk",
/OK3568_Linux_fs/kernel/drivers/gpu/drm/rockchip/ebc-dev/tcon/
H A Debc_tcon.c167 clk_prepare_enable(tcon->dclk); in tcon_enable()
227 clk_disable_unprepare(tcon->dclk); in tcon_disable()
355 tcon->dclk = devm_clk_get(dev, "dclk"); in ebc_tcon_probe()
356 if (IS_ERR(tcon->dclk)) { in ebc_tcon_probe()
357 ret = PTR_ERR(tcon->dclk); in ebc_tcon_probe()
358 dev_err(dev, "failed to get dclk clock: %d\n", ret); in ebc_tcon_probe()
/OK3568_Linux_fs/kernel/drivers/video/fbdev/core/
H A Dfbmon.c546 DPRINTK(" mode exceed max DCLK\n"); in get_std_timing()
769 DPRINTK(" H: %d-%dKHz V: %d-%dHz DCLK: %dMHz\n", in fb_get_monitor_limits()
1016 u32 dclk; member
1086 * @dclk: pixelclock in Hz
1098 * where: h_period = SQRT(100 - C + (0.4 * xres * M)/dclk) + C - 100
1105 static u32 fb_get_hblank_by_dclk(u32 dclk, u32 xres) in fb_get_hblank_by_dclk() argument
1109 dclk /= 1000; in fb_get_hblank_by_dclk()
1112 h_period += (M_VAL * xres * 2 * 1000)/(5 * dclk); in fb_get_hblank_by_dclk()
1156 timings->dclk = timings->htotal * timings->hfreq; in fb_timings_vfreq()
1167 timings->dclk = timings->htotal * timings->hfreq; in fb_timings_hfreq()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/panel/
H A Dpanel-rgb.txt10 dclk __/ \___/ \___/ \___/ \___/ \___/ \___/ \___
42 dclk __/ \___/ \___/ \___/ \___/ \___/ \___/ \___
68 dclk __/ \___/ \___/ \___/ \___/ \___/ \___/ \___
92 dclk __/ \___/ \___/ \___/ \___/ \___/ \___/ \___
106 dclk __/ \___/ \___/ \___/ \___/ \___/ \___/ \___/ \___
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/siox/
H A Deckelmann,siox-gpio.txt5 - din-gpios, dout-gpios, dclk-gpios, dld-gpios: references gpios for the
17 dclk-gpios = <&gpio6 9 0>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Damlogic,axg-pdm.txt12 * "dclk" : pdm digital clock
28 clock-names = "pclk", "dclk", "sysclk";
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Drockchip,rk618-cru.txt10 dclk output(dclk) "lcdc0_dclkp".
/OK3568_Linux_fs/u-boot/board/freescale/common/
H A Dngpixis.c144 printf("dclk=%02x%02x%02x\n", in pixis_dump_regs()
145 PIXIS_READ(dclk[0]), PIXIS_READ(dclk[1]), PIXIS_READ(dclk[2])); in pixis_dump_regs()
H A Dics307_clk.c143 in_8(&fpga_reg->dclk[0]), in get_board_ddr_clk()
144 in_8(&fpga_reg->dclk[1]), in get_board_ddr_clk()
145 in_8(&fpga_reg->dclk[2])); in get_board_ddr_clk()
H A Dqixis.c185 printf("dclk = %02x%02x%02x\n", QIXIS_READ(dclk[0]), in qixis_dump_regs()
186 QIXIS_READ(dclk[1]), QIXIS_READ(dclk[2])); in qixis_dump_regs()
H A Dpixis.h35 u8 dclk[3]; member
98 u8 dclk[3]; member
/OK3568_Linux_fs/kernel/drivers/fpga/
H A Dsocfpga-a10.c136 /* Issue the DCLK regmap. */ in socfpga_a10_fpga_generate_dclks()
317 /* Set cfg_ctrl to enable s2f dclk and data */ in socfpga_a10_fpga_write_init()
332 /* Enable override for data, dclk, nce, and pr_request to CSS */ in socfpga_a10_fpga_write_init()
408 /* Disable s2f dclk and data */ in socfpga_a10_fpga_write_complete()
417 /* Disable data, dclk, nce, and pr_request override to CSS */ in socfpga_a10_fpga_write_complete()
/OK3568_Linux_fs/kernel/sound/soc/intel/skylake/
H A Dskl-ssp-clk.c278 static void unregister_src_clk(struct skl_clk_data *dclk) in unregister_src_clk() argument
280 while (dclk->avail_clk_cnt--) in unregister_src_clk()
281 clkdev_drop(dclk->clk[dclk->avail_clk_cnt]->lookup); in unregister_src_clk()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/
H A Dssd1307fb.txt31 - solomon,dclk-div: Clock divisor 1 to 16
32 - solomon,dclk-frq: Clock frequency 0 to 15, higher value means higher
/OK3568_Linux_fs/u-boot/drivers/misc/
H A Drockchip_decompress.c91 struct clk dclk; member
250 ret = clk_get_by_index(dev, 1, &priv->dclk); in rockchip_decom_probe()
254 ret = clk_set_rate(&priv->dclk, DCLK_DECOM); in rockchip_decom_probe()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/rockchip/
H A Drockchip-vop.yaml70 - const: dclk
120 reset-names = "axi", "ahb", "dclk";

1234567891011