Home
last modified time | relevance | path

Searched +full:0 +full:xff9a0000 (Results 1 – 20 of 20) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/
H A Drockchip-vpu.yaml69 reg = <0xff9a0000 0x800>;
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-zynqmp/
H A Dhardware.h11 #define ZYNQ_GEM_BASEADDR0 0xFF0B0000
12 #define ZYNQ_GEM_BASEADDR1 0xFF0C0000
13 #define ZYNQ_GEM_BASEADDR2 0xFF0D0000
14 #define ZYNQ_GEM_BASEADDR3 0xFF0E0000
16 #define ZYNQ_I2C_BASEADDR0 0xFF020000
17 #define ZYNQ_I2C_BASEADDR1 0xFF030000
19 #define ARASAN_NAND_BASEADDR 0xFF100000
21 #define ZYNQMP_USB0_XHCI_BASEADDR 0xFE200000
22 #define ZYNQMP_USB1_XHCI_BASEADDR 0xFE300000
24 #define ZYNQMP_CRL_APB_BASEADDR 0xFF5E0000
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3288.dtsi70 #size-cells = <0>;
77 reg = <0x500>;
89 reg = <0x501>;
101 reg = <0x502>;
113 reg = <0x503>;
138 0 17
144 0 15300 0
151 rockchip,pvtm-ch = <0 0>;
269 reg = <0x0 0xff250000 0x0 0x4000>;
281 reg = <0x0 0xff600000 0x0 0x4000>;
[all …]
H A Drv1106.dtsi72 #clock-cells = <0>;
76 rkvenc_pvtpll: pvtpll-0 {
80 #clock-cells = <0>;
87 #clock-cells = <0>;
94 #clock-cells = <0>;
100 #size-cells = <0>;
102 cpu0: cpu@0 {
105 reg = <0x0>;
118 rockchip,pvtpll-avg-offset = <0x4001c>;
227 rockchip,wake-irq = <0>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drv1106.dtsi55 #size-cells = <0>;
60 reg = <0xf00>;
106 rockchip,wake-irq = <0>;
107 rockchip,irq-mode-enable = <0>;
133 size = <0x800000>;
211 thermal-sensors = <&tsadc 0>;
213 threshold: trip-point-0 {
244 #clock-cells = <0>;
249 reg = <0xff000000 0x68000>;
258 offset = <0x20200>;
[all …]
H A Drk3288.dtsi55 #size-cells = <0>;
62 reg = <0x500>;
87 reg = <0x501>;
93 reg = <0x502>;
99 reg = <0x503>;
113 reg = <0xff250000 0x4000>;
124 reg = <0xff600000 0x4000>;
125 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
136 reg = <0xffb20000 0x4000>;
137 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A D.rk3288-rock2-square.dtb.dts.tmp
H A D.rk3288-vyasa.dtb.dts.tmp
H A D.rk3288-firefly.dtb.dts.tmp
H A D.rk3288-evb.dtb.dts.tmp
H A D.rk3288-tinker.dtb.dts.tmp
H A D.rk3288-popmetal.dtb.dts.tmp
H A D.rk3288-miqi.dtb.dts.tmp
H A D.rk3288-fennec.dtb.dts.tmp
H A D.rk3288-phycore-rdk.dtb.dts.tmp
H A D.rk3288-veyron-mickey.dtb.dts.tmp
H A D.rk3288-veyron-minnie.dtb.dts.tmp
H A D.rk3288-veyron-jerry.dtb.dts.tmp
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3399.dtsi56 #size-cells = <0>;
84 cpu_l0: cpu@0 {
87 reg = <0x0 0x0>;
99 reg = <0x0 0x1>;
111 reg = <0x0 0x2>;
123 reg = <0x0 0x3>;
135 reg = <0x0 0x100>;
147 reg = <0x0 0x101>;
162 arm,psci-suspend-param = <0x0010000>;
171 arm,psci-suspend-param = <0x1010000>;
[all …]
H A Drk3562.dtsi72 #clock-cells = <0>;
79 #clock-cells = <0>;
86 reg = <0 0xff100324 0 0x10>;
90 #clock-cells = <0>;
95 reg = <0 0xff100328 0 0x10>;
99 #clock-cells = <0>;
104 reg = <0 0xff10032c 0 0x10>;
108 #clock-cells = <0>;
113 reg = <0 0xff100334 0 0x10>;
117 #clock-cells = <0>;
[all …]