Home
last modified time | relevance | path

Searched +full:0 +full:x1c000 (Results 1 – 25 of 91) sorted by relevance

1234

/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h5.dtsi11 #size-cells = <0>;
13 cpu0: cpu@0 {
16 reg = <0>;
84 reg = <0x01c00000 0x1000>;
91 reg = <0x00018000 0x1c000>;
94 ranges = <0 0x00018000 0x1c000>;
96 ve_sram: sram-section@0 {
99 reg = <0x000000 0x1c000>;
106 reg = <0x01c0e000 0x1000>;
117 reg = <0x01c15000 0x1000>;
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/qcom/
H A Dq6sstop-qcs404.c22 .halt_reg = 0x1b004,
25 .enable_reg = 0x1b004,
26 .enable_mask = BIT(0),
35 .halt_reg = 0x22000,
38 .enable_reg = 0x22000,
39 .enable_mask = BIT(0),
48 .halt_reg = 0x1c000,
51 .enable_reg = 0x1c000,
52 .enable_mask = BIT(0),
61 .halt_reg = 0x22004,
[all …]
/OK3568_Linux_fs/u-boot/include/configs/
H A Dls1021aqds.h56 #define CONFIG_SPL_TEXT_BASE 0x10000000
57 #define CONFIG_SPL_MAX_SIZE 0x1a000
58 #define CONFIG_SPL_STACK 0x1001d000
59 #define CONFIG_SPL_PAD_TO 0x1c000
60 #define CONFIG_SYS_TEXT_BASE 0x82000000
64 #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
65 #define CONFIG_SPL_BSS_START_ADDR 0x80100000
66 #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
67 #define CONFIG_SYS_MONITOR_LEN 0xc0000
71 #define CONFIG_SYS_TEXT_BASE 0x40100000
[all …]
H A Dls1021aiot.h37 #define DDR_SDRAM_CFG 0x470c0008
38 #define DDR_CS0_BNDS 0x008000bf
39 #define DDR_CS0_CONFIG 0x80014302
40 #define DDR_TIMING_CFG_0 0x50550004
41 #define DDR_TIMING_CFG_1 0xbcb38c56
42 #define DDR_TIMING_CFG_2 0x0040d120
43 #define DDR_TIMING_CFG_3 0x010e1000
44 #define DDR_TIMING_CFG_4 0x00000001
45 #define DDR_TIMING_CFG_5 0x03401400
46 #define DDR_SDRAM_CFG_2 0x00401010
[all …]
H A Dls1021atwr.h58 #define DDR_SDRAM_CFG 0x470c0008
59 #define DDR_CS0_BNDS 0x008000bf
60 #define DDR_CS0_CONFIG 0x80014302
61 #define DDR_TIMING_CFG_0 0x50550004
62 #define DDR_TIMING_CFG_1 0xbcb38c56
63 #define DDR_TIMING_CFG_2 0x0040d120
64 #define DDR_TIMING_CFG_3 0x010e1000
65 #define DDR_TIMING_CFG_4 0x00000001
66 #define DDR_TIMING_CFG_5 0x03401400
67 #define DDR_SDRAM_CFG_2 0x00401010
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/
H A Dti,j721e-system-controller.yaml46 "^serdes-ln-ctrl@[0-9a-f]+$":
66 reg = <0x00100000 0x1c000>;
73 reg = <0x00004080 0x50>;
/OK3568_Linux_fs/kernel/arch/mips/include/asm/mach-ip27/
H A Dkernel-entry-init.h30 * This needs to read the nasid - assume 0 for now.
31 * Drop in 0xffffffffc0000000 in tlbhi, 0+VG in tlblo_0,
32 * 0+DVG in tlblo_1.
34 dli t0, 0xffffffffc0000000
36 li t0, 0x1c000 # Offset of text into node memory
51 li t0, 0x1ffe000 # MAPPED_KERN_TLBMASK, TLBPGMASK_16M
53 li t0, 0 # KMAP_INX
82 ld t0, 0(t0) # t0 points to kern_vars struct
91 PTR_LA t0, 0f
93 0:
/OK3568_Linux_fs/kernel/arch/mips/include/asm/netlogic/xlr/
H A Diomap.h38 #define DEFAULT_NETLOGIC_IO_BASE CKSEG1ADDR(0x1ef00000)
39 #define NETLOGIC_IO_DDR2_CHN0_OFFSET 0x01000
40 #define NETLOGIC_IO_DDR2_CHN1_OFFSET 0x02000
41 #define NETLOGIC_IO_DDR2_CHN2_OFFSET 0x03000
42 #define NETLOGIC_IO_DDR2_CHN3_OFFSET 0x04000
43 #define NETLOGIC_IO_PIC_OFFSET 0x08000
44 #define NETLOGIC_IO_UART_0_OFFSET 0x14000
45 #define NETLOGIC_IO_UART_1_OFFSET 0x15100
47 #define NETLOGIC_IO_SIZE 0x1000
49 #define NETLOGIC_IO_BRIDGE_OFFSET 0x00000
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/imx/dcss/
H A Ddcss-drv.c38 int err = 0; in dcss_drv_platform_probe()
44 remote = of_graph_get_remote_node(dev->of_node, 0, 0); in dcss_drv_platform_probe()
70 return 0; in dcss_drv_platform_probe()
87 return 0; in dcss_drv_platform_remove()
96 return 0; in dcss_drv_platform_remove()
102 .blkctl_ofs = 0x2F000,
103 .ctxld_ofs = 0x23000,
104 .dtg_ofs = 0x20000,
105 .scaler_ofs = 0x1C000,
106 .ss_ofs = 0x1B000,
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/fsl/
H A Dqoriq-bman1-portals.dtsi40 bman-portal@0 {
42 reg = <0x0 0x4000>, <0x100000 0x1000>;
43 interrupts = <105 2 0 0>;
47 reg = <0x4000 0x4000>, <0x101000 0x1000>;
48 interrupts = <107 2 0 0>;
52 reg = <0x8000 0x4000>, <0x102000 0x1000>;
53 interrupts = <109 2 0 0>;
57 reg = <0xc000 0x4000>, <0x103000 0x1000>;
58 interrupts = <111 2 0 0>;
62 reg = <0x10000 0x4000>, <0x104000 0x1000>;
[all …]
H A Dqoriq-qman1-portals.dtsi40 qportal0: qman-portal@0 {
42 reg = <0x0 0x4000>, <0x100000 0x1000>;
43 interrupts = <104 2 0 0>;
44 cell-index = <0x0>;
48 reg = <0x4000 0x4000>, <0x101000 0x1000>;
49 interrupts = <106 2 0 0>;
54 reg = <0x8000 0x4000>, <0x102000 0x1000>;
55 interrupts = <108 2 0 0>;
60 reg = <0xc000 0x4000>, <0x103000 0x1000>;
61 interrupts = <110 2 0 0>;
[all …]
H A Db4si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x200000 */
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
66 pcie@0 {
71 reg = <0 0 0 0 0>;
72 interrupts = <20 2 0 0>;
[all …]
H A Dp1010si-post.dtsi39 interrupts = <16 2 0 0 19 2 0 0>;
42 /* controller at 0x9000 */
48 bus-range = <0 255>;
50 interrupts = <16 2 0 0>;
52 pcie@0 {
53 reg = <0 0 0 0 0>;
58 interrupts = <16 2 0 0>;
59 interrupt-map-mask = <0xf800 0 0 7>;
61 /* IDSEL 0x0 */
62 0000 0x0 0x0 0x1 &mpic 0x4 0x1 0x0 0x0
[all …]
H A Dt1040si-post.dtsi39 alloc-ranges = <0 0 0x10000 0>;
44 alloc-ranges = <0 0 0x10000 0>;
49 alloc-ranges = <0 0 0x10000 0>;
56 interrupts = <25 2 0 0>;
64 bus-range = <0x0 0xff>;
65 interrupts = <20 2 0 0>;
67 pcie@0 {
68 reg = <0 0 0 0 0>;
73 interrupts = <20 2 0 0>;
74 interrupt-map-mask = <0xf800 0 0 7>;
[all …]
H A Dt2081si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x240000 */
59 compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
66 pcie@0 {
67 reg = <0 0 0 0 0>;
[all …]
H A Dt4240si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x240000 */
59 compatible = "fsl,t4240-pcie", "fsl,qoriq-pcie-v3.0";
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
65 pcie@0 {
70 reg = <0 0 0 0 0>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dcpu_sun9i.h13 #define REGS_AHB0_BASE 0x01C00000
14 #define REGS_AHB1_BASE 0x00800000
15 #define REGS_AHB2_BASE 0x03000000
16 #define REGS_APB0_BASE 0x06000000
17 #define REGS_APB1_BASE 0x07000000
18 #define REGS_RCPUS_BASE 0x08000000
20 #define SUNXI_SRAM_D_BASE 0x08100000
23 #define SUNXI_NFC_BASE (REGS_AHB0_BASE + 0x3000)
24 #define SUNXI_TSC_BASE (REGS_AHB0_BASE + 0x4000)
26 #define SUNXI_GTBUS_BASE (REGS_AHB0_BASE + 0x9000)
[all …]
/OK3568_Linux_fs/kernel/arch/sparc/kernel/
H A Dtraps_32.c47 #define __SAVE __asm__ __volatile__("save %sp, -0x40, %sp\n\t")
53 int count = 0; in die_if_kernel()
81 !(((unsigned long) rw) & 0x7)) { in die_if_kernel()
96 if(type < 0x80) { in do_hw_interrupt()
106 (void __user *)regs->pc, type - 0x80); in do_hw_interrupt()
119 send_sig_fault(SIGILL, ILL_ILLOPC, (void __user *)pc, 0, current); in do_illegal_instruction()
127 send_sig_fault(SIGILL, ILL_PRVOPC, (void __user *)pc, 0, current); in do_priv_instruction()
141 #if 0 in do_memaccess_unaligned()
147 /* FIXME: Should dig out mna address */ (void *)0, in do_memaccess_unaligned()
148 0, current); in do_memaccess_unaligned()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/can/
H A Dfsl,flexcan.yaml90 maximum: 0xff
92 maximum: 0x1f
100 0: clock source 0 (oscillator clock)
104 minimum: 0
123 reg = <0x1c000 0x1000>;
124 interrupts = <48 0x2>;
127 fsl,clk-source = <0>;
134 reg = <0x02090000 0x4000>;
135 interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
138 fsl,stop-mode = <&gpr 0x34 28>;
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-mx6/
H A Dimx-regs.h12 #define ROMCP_ARB_BASE_ADDR 0x00000000
13 #define ROMCP_ARB_END_ADDR 0x000FFFFF
16 #define GPU_2D_ARB_BASE_ADDR 0x02200000
17 #define GPU_2D_ARB_END_ADDR 0x02203FFF
18 #define OPENVG_ARB_BASE_ADDR 0x02204000
19 #define OPENVG_ARB_END_ADDR 0x02207FFF
21 #define CAAM_ARB_BASE_ADDR 0x00100000
22 #define CAAM_ARB_END_ADDR 0x00107FFF
23 #define GPU_ARB_BASE_ADDR 0x01800000
24 #define GPU_ARB_END_ADDR 0x01803FFF
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/ti/
H A Dk3-j7200-main.dtsi11 reg = <0x00 0x70000000 0x00 0x100000>;
14 ranges = <0x00 0x00 0x70000000 0x100000>;
16 atf-sram@0 {
17 reg = <0x00 0x20000>;
23 reg = <0x00 0x00100000 0x00 0x1c000>;
26 ranges = <0x00 0x00 0x00100000 0x1c000>;
31 mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
32 <0x4088 0x3>, <0x408c 0x3>; /* SERDES0 lane2/3 select */
38 mux-reg-masks = <0x4000 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */
49 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
[all …]
H A Dk3-am65-main.dtsi12 reg = <0x0 0x70000000 0x0 0x200000>;
15 ranges = <0x0 0x0 0x70000000 0x200000>;
17 atf-sram@0 {
18 reg = <0x0 0x20000>;
22 reg = <0xf0000 0x10000>;
26 reg = <0x100000 0x100000>;
37 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
38 <0x00 0x01880000 0x00 0x90000>, /* GICR */
39 <0x00 0x6f000000 0x00 0x2000>, /* GICC */
40 <0x00 0x6f010000 0x00 0x1000>, /* GICH */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8822bs/hal/phydm/halrf/
H A Dhalrf_kfree.c42 if ((data % 2) != 0) { /*odd->positive*/ in phydm_set_kfree_to_rf_8814a()
47 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), 0); in phydm_set_kfree_to_rf_8814a()
53 case 0: in phydm_set_kfree_to_rf_8814a()
54 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
55 odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); in phydm_set_kfree_to_rf_8814a()
56 cali_info->kfree_offset[e_rf_path] = 0; in phydm_set_kfree_to_rf_8814a()
60 odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); in phydm_set_kfree_to_rf_8814a()
61 cali_info->kfree_offset[e_rf_path] = 0; in phydm_set_kfree_to_rf_8814a()
64 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
74 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723ds/hal/phydm/halrf/
H A Dhalrf_kfree.c43 if ((data % 2) != 0) { /*odd->positive*/ in phydm_set_kfree_to_rf_8814a()
48 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), 0); in phydm_set_kfree_to_rf_8814a()
54 case 0: in phydm_set_kfree_to_rf_8814a()
55 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
56 odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); in phydm_set_kfree_to_rf_8814a()
57 cali_info->kfree_offset[e_rf_path] = 0; in phydm_set_kfree_to_rf_8814a()
61 odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); in phydm_set_kfree_to_rf_8814a()
62 cali_info->kfree_offset[e_rf_path] = 0; in phydm_set_kfree_to_rf_8814a()
65 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
75 odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); in phydm_set_kfree_to_rf_8814a()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/lima/
H A Dlima_device.c51 LIMA_IP_DESC(pmu, false, false, 0x02000, 0x02000, pmu, "pmu"),
52 LIMA_IP_DESC(l2_cache0, true, true, 0x01000, 0x10000, l2_cache, NULL),
53 LIMA_IP_DESC(l2_cache1, false, true, -1, 0x01000, l2_cache, NULL),
54 LIMA_IP_DESC(l2_cache2, false, false, -1, 0x11000, l2_cache, NULL),
55 LIMA_IP_DESC(gp, true, true, 0x00000, 0x00000, gp, "gp"),
56 LIMA_IP_DESC(pp0, true, true, 0x08000, 0x08000, pp, "pp0"),
57 LIMA_IP_DESC(pp1, false, false, 0x0A000, 0x0A000, pp, "pp1"),
58 LIMA_IP_DESC(pp2, false, false, 0x0C000, 0x0C000, pp, "pp2"),
59 LIMA_IP_DESC(pp3, false, false, 0x0E000, 0x0E000, pp, "pp3"),
60 LIMA_IP_DESC(pp4, false, false, -1, 0x28000, pp, "pp4"),
[all …]

1234