| cd94cc40 | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move thermal code to common directory
As for most of the Amlogic code, this is common between the Amlogic SoCs. Move the code to the common directory.
Signed-off-by: Carlo Caione <ccaione@
amlogic: Move thermal code to common directory
As for most of the Amlogic code, this is common between the Amlogic SoCs. Move the code to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Id3f0073ff1f0b9ddbe964f80303323ee4a2f27b0
show more ...
|
| 6f3b0dc4 | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move MHU code to common directory
The MHU code is shared between all the supported platforms. Move it to the common directory instead.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Ch
amlogic: Move MHU code to common directory
The MHU code is shared between all the supported platforms. Move it to the common directory instead.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Iaf53122866eae85c13f772927d16836dcfa877a3
show more ...
|
| d498d249 | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move efuse code to common directory
The efuse code is the same between GXL and GXBB. Move the code to common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Ie37f2
amlogic: Move efuse code to common directory
The efuse code is the same between GXL and GXBB. Move the code to common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Ie37f21d1907a36292724f1fb645a78041fe4a6b3
show more ...
|
| 5b743698 | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move platform macros assembly file to common directory
The platform macros are shared between all the SoCs. Move it to common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com>
amlogic: Move platform macros assembly file to common directory
The platform macros are shared between all the SoCs. Move it to common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Ia04c3ffe4d7b068aa701268ed99f69995d8db92b
show more ...
|
| e26864af | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Introduce unified private header file
Now that also the SHA256 DMA driver is shared between all the SoCs, we can have one single private platform header file.
Signed-off-by: Carlo Caione <
amlogic: Introduce unified private header file
Now that also the SHA256 DMA driver is shared between all the SoCs, we can have one single private platform header file.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: I77d51915f9d8233aeceeed66ed1f491573402cfc
show more ...
|
| 69b315aa | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move SCPI code to common directory
The SCPI code is the same between GXBB and GXL. No need to have it replicated for each SoCs. Move it to the common directory.
Signed-off-by: Carlo Caione
amlogic: Move SCPI code to common directory
The SCPI code is the same between GXBB and GXL. No need to have it replicated for each SoCs. Move it to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: I7e416caf1e9538b3ce7702c0363ee00a054e2451
show more ...
|
| 01b2a7fc | 24-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move the SHA256 DMA driver to common directory
The SHA256 DMA driver can be used by multiple SoCs. Move it to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Chang
amlogic: Move the SHA256 DMA driver to common directory
The SHA256 DMA driver can be used by multiple SoCs. Move it to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: I96319eeeeeebd503ef0dcb07c0e4ff6a67afeaa5
show more ...
|
| 40fac1ab | 23-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Move assembly helpers to common directory
The assembly helpers are common to all the amlogic SoCs. Move the .S file to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.c
amlogic: Move assembly helpers to common directory
The assembly helpers are common to all the amlogic SoCs. Move the .S file to the common directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: I0d8616a7ae22dbcb14848cefd0149b6bb5814ea6
show more ...
|
| 1b250198 | 23-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
amlogic: Introduce directory parameters in the makefiles
Make the platform name a parameter for the source directories. Besides a cosmetic fix, this is going to be helpful when reusing the same Make
amlogic: Introduce directory parameters in the makefiles
Make the platform name a parameter for the source directories. Besides a cosmetic fix, this is going to be helpful when reusing the same Makefile for different SoCs.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: I307897a21800cca8ad68a5ab8972d27e9356ff2a
show more ...
|
| 4a079c75 | 23-Aug-2019 |
Carlo Caione <ccaione@baylibre.com> |
meson: Rename platform directory to amlogic
Meson is the internal code name for the SoC family. The correct name for the platform should be Amlogic. Change the name of the platform directory.
Signe
meson: Rename platform directory to amlogic
Meson is the internal code name for the SoC family. The correct name for the platform should be Amlogic. Change the name of the platform directory.
Signed-off-by: Carlo Caione <ccaione@baylibre.com> Change-Id: Icc140e1ea137f12117acbf64c7dcb1a8b66b345d
show more ...
|
| 5dbdf8e4 | 05-Sep-2019 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "intel: stratix10: Fix reliance on hard coded clock information" into integration |
| abfd5719 | 23-Jul-2019 |
Masahiro Yamada <yamada.masahiro@socionext.com> |
uniphier: set CONSOLE_FLAG_TRANSLATE_CRLF and clean up console driver
This console driver sends '\r' before 'n', not after. It works, but the convention is "\r\n" (i.e. CRLF)
Instead of fixing it i
uniphier: set CONSOLE_FLAG_TRANSLATE_CRLF and clean up console driver
This console driver sends '\r' before 'n', not after. It works, but the convention is "\r\n" (i.e. CRLF)
Instead of fixing it in the driver, set CONSOLE_FLAG_TRANSLATE_CRLF to leave it to the framework.
Change-Id: I2154e29313739a40dff70cfb5c0f8989136d4ad2 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
show more ...
|
| 1e919529 | 19-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: move check_header() to common code
This function can be used on several stm32mp devices, it is then moved in plat/st/common/stm32mp_common.c.
Change-Id: I862debe39604410f71a9ddc2871302636
stm32mp1: move check_header() to common code
This function can be used on several stm32mp devices, it is then moved in plat/st/common/stm32mp_common.c.
Change-Id: I862debe39604410f71a9ddc28713026362e9ecda Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 083bca22 | 24-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: keep console during runtime
The runtime console is only kept in DEBUG configuration.
Change-Id: I0447dfcacb9a63a12bcdab7c55584d70c3220e5b Signed-off-by: Yann Gautier <yann.gautier@st.com> |
| 02f5d820 | 11-Jul-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: sp_min: initialize MMU and cache earlier
This change enhances performance and security in BL32 stage.
Change-Id: I64df5995fc6b04f6cf42d6a00a6d3d0f602b5407 Signed-off-by: Yann Gautier <yan
stm32mp1: sp_min: initialize MMU and cache earlier
This change enhances performance and security in BL32 stage.
Change-Id: I64df5995fc6b04f6cf42d6a00a6d3d0f602b5407 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 4b549b21 | 16-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: add support for LpDDR3
This change enables LpDDR3 initialization with PMIC.
Change-Id: I2409a808335dfacd69a8517cb8510cee98bb8161 Signed-off-by: Yann Gautier <yann.gautier@st.com> |
| e463d3f4 | 22-May-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: use a common function to check spinlock is available
To use spinlocks, MMU should be enabled, as well as data cache. A common function is created (moved from clock file). It is then used w
stm32mp1: use a common function to check spinlock is available
To use spinlocks, MMU should be enabled, as well as data cache. A common function is created (moved from clock file). It is then used whenever a spinlock has to be taken, in BSEC and clock drivers.
Change-Id: I94baed0114a2061ad71bd5287a91bf7f1c6821f6 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| b2182cde | 04-Jun-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: check if the SoC is single core
Among the variants of STM32MP, the STM32MP151 is a single Cortex-A7 chip. A function is added to check the part number of the SoC. If it corresponds to STM3
stm32mp1: check if the SoC is single core
Among the variants of STM32MP, the STM32MP151 is a single Cortex-A7 chip. A function is added to check the part number of the SoC. If it corresponds to STM32MP151A or STM32MP151C, then the chip has a single Cortex-A7.
Change-Id: Icac2015c5d03ce0bcb8e99bbaf1ec8ada34be49c Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| 10e7a9e9 | 13-May-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: print information about board
On STMicroelectronics boards, the board information is stored in OTP. This OTP is described in device tree, in BSEC board_id node.
Change-Id: Ieccbdcb0483436
stm32mp1: print information about board
On STMicroelectronics boards, the board information is stored in OTP. This OTP is described in device tree, in BSEC board_id node.
Change-Id: Ieccbdcb048343680faac8dc577b75c67ac106f5b Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| dec286dd | 04-Jun-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: print information about SoC
This information is located in DBGMCU registers.
Change-Id: I480aa046fed9992e3d9665b1f0520bc4b6cfdf30 Signed-off-by: Yann Gautier <yann.gautier@st.com> |
| 73680c23 | 04-Jun-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: add watchdog support
Introduce driver for STM32 IWDG peripheral (Independent Watchdog). It is configured according to device tree content and should be enabled from there. The watchdog is
stm32mp1: add watchdog support
Introduce driver for STM32 IWDG peripheral (Independent Watchdog). It is configured according to device tree content and should be enabled from there. The watchdog is not started by default. It can be started after an HW reset if the dedicated OTP is fused.
The watchdog also needs to be frozen if a debugger is attached. This is done by configuring the correct bits in DBGMCU. This configuration is allowed by checking BSEC properties.
An increase of BL2 size is also required when adding this new code.
Change-Id: Ide7535d717885ce2f9c387cf17afd8b5607f3e7f Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com>
show more ...
|
| f12039be | 07-Aug-2019 |
Marek Vasut <marek.vasut+renesas@gmail.com> |
rcar_get3: drivers: ddr: Partly unify register macros between DDR A and B
The ddr_a and ddr_b register macros are the same for the most part, unify them into a single header.
Signed-off-by: Marek V
rcar_get3: drivers: ddr: Partly unify register macros between DDR A and B
The ddr_a and ddr_b register macros are the same for the most part, unify them into a single header.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: I8f55d6d779837215339ac0010e8c8ab5f6748d75
show more ...
|
| 40c711a3 | 07-Aug-2019 |
Marek Vasut <marek.vasut+renesas@gmail.com> |
rcar_get3: drivers: ddr: Clean up common code
Do minor coding style changes to the common DDR init code to make it checkpatch compliant and move macros out into rcar_def.h.
Signed-off-by: Marek Vas
rcar_get3: drivers: ddr: Clean up common code
Do minor coding style changes to the common DDR init code to make it checkpatch compliant and move macros out into rcar_def.h.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: I67eadf8099e4ff8702105c9e07b13f308d9dbe3d
show more ...
|
| 3441952f | 28-Aug-2019 |
Paul Beesley <paul.beesley@arm.com> |
Merge "intel: agilex: Clear PLL lostlock bypass mode" into integration |
| de580488 | 27-Aug-2019 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "tegra: add support for multi console interface" into integration |