Home
last modified time | relevance | path

Searched refs:PACKET3_WAIT_REG_MEM (Results 1 – 21 of 21) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dsi_enums.h209 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dsoc15d.h135 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dnvd.h116 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dvid.h168 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dcikd.h287 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dgfx_v7_0.c2149 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_hdp_flush()
3209 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_pipeline_sync()
3250 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_vm_flush()
H A Dsid.h1719 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dgfx_v6_0.c2308 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v6_0_ring_emit_pipeline_sync()
2335 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v6_0_ring_emit_vm_flush()
H A Dgfx_v8_0.c6091 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_hdp_flush()
6222 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_pipeline_sync()
6241 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_vm_flush()
H A Dgfx_v9_0.c1022 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v9_0_wait_reg_mem()
H A Dgfx_v10_0.c3431 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v10_0_wait_reg_mem()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/radeon/
H A Dnid.h1194 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dr600_cs.c844 wait_reg_mem.opcode != PACKET3_WAIT_REG_MEM) { in r600_cs_common_vline_parse()
1749 case PACKET3_WAIT_REG_MEM: in r600_packet3_check()
H A Dsid.h1656 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dcikd.h1755 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Devergreen_cs.c2086 case PACKET3_WAIT_REG_MEM: in evergreen_packet3_check()
3389 case PACKET3_WAIT_REG_MEM: in evergreen_vm_packet3_check()
H A Devergreend.h1578 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dsi.c4569 case PACKET3_WAIT_REG_MEM: in si_vm_packet3_gfx_check()
4672 case PACKET3_WAIT_REG_MEM: in si_vm_packet3_compute_check()
5111 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in si_vm_flush()
H A Dr600d.h1615 #define PACKET3_WAIT_REG_MEM 0x3C macro
H A Dni.c2708 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cayman_vm_flush()
H A Dcik.c3530 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cik_hdp_flush_cp_ring_emit()
5744 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cik_vm_flush()