Home
last modified time | relevance | path

Searched refs:MCLK (Results 1 – 25 of 54) sorted by relevance

123

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Dmt8173-rt5650.txt16 - mediatek,mclk: the MCLK source
17 0 : external oscillator, MCLK = 12.288M
18 1 : internal source from mt8173, MCLK = sampling rate*256
H A Dcs42l56.txt20 Frequency = MCLK / 4 * (N+2)
22 MCLK = Where MCLK is the frequency of the mclk signal after the MCLKDIV2 circuit.
H A Dtas2552.txt18 tas2552 can receive its reference clock via MCLK, BCLK, IVCLKIN pin or use the
20 reference clock is also selectable: PLL, IVCLKIN, BCLK or MCLK.
H A Dst,stm32-sai.txt34 If the SAI shares a master clock, with another SAI set as MCLK
37 Must also contain "MCLK", if SAI shares a master clock,
38 with a SAI set as MCLK clock provider.
H A Dmaxim,max98088.txt12 - clocks: the clock provider of MCLK, see ../clock/clock-bindings.txt section
H A Dmax9860.txt14 - clocks : A clock specifier for the clock connected as MCLK.
H A Dda7213.txt10 - clocks : phandle and clock specifier for codec MCLK.
H A Dcs4271.txt24 The CS4271 requires its LRCLK and MCLK to be stable before its RESET
H A Dtas571x.txt22 - clocks: clock phandle for the MCLK input
H A Dcs43130.txt20 When external MCLK is generated by external crystal
H A Drt5682.txt38 - clocks : phandle and clock specifier for codec MCLK.
H A Domap-abe-twl6040.txt6 - ti,mclk-freq: MCLK frequency for HPPLL operation
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/
H A Dpxa-camera.txt12 sensor master clock MCLK
13 - clock-frequency: host interface is driving MCLK, and MCLK rate is this rate
/OK3568_Linux_fs/kernel/drivers/spi/
H A Dspi-mpc52xx-psc.c27 #define MCLK 20000000 /* PSC port MClk in hz */ macro
104 ccr |= (MCLK / cs->speed_hz - 1) & 0xFF; in mpc52xx_psc_spi_activate_cs()
106 ccr |= (MCLK / 1000000 - 1) & 0xFF; in mpc52xx_psc_spi_activate_cs()
315 mclken_div = (mps->sysclk ? mps->sysclk : 512000000) / MCLK; in mpc52xx_psc_spi_port_config()
/OK3568_Linux_fs/kernel/sound/soc/meson/
H A Daiu-encoder-spdif.c144 ret = clk_set_rate(aiu->spdif.clks[MCLK].clk, mrate); in aiu_encoder_spdif_hw_params()
183 ret = clk_set_parent(aiu->spdif.clks[MCLK].clk, in aiu_encoder_spdif_startup()
H A Daiu-encoder-i2s.c153 fs = DIV_ROUND_CLOSEST(clk_get_rate(aiu->i2s.clks[MCLK].clk), srate); in aiu_encoder_i2s_set_clocks()
279 ret = clk_set_rate(aiu->i2s.clks[MCLK].clk, freq); in aiu_encoder_i2s_set_sysclk()
H A Daiu.c205 [MCLK] = "i2s_mclk",
212 [MCLK] = "spdif_mclk_sel"
H A Daiu.h20 MCLK, enumerator
/OK3568_Linux_fs/kernel/Documentation/sound/soc/
H A Dclocking.rst12 Every audio subsystem is driven by a master clock (sometimes referred to as MCLK
34 - BCLK = MCLK / x, or
/OK3568_Linux_fs/kernel/arch/arm/mach-ebsa110/
H A Dcore.c140 #define MCLK 47894000 macro
145 #define CLKBY7 (MCLK / 7)
/OK3568_Linux_fs/kernel/drivers/media/pci/ddbridge/
H A Dddbridge-sx8.c23 static const u32 MCLK = (1550000000 / 12); variable
196 if (p->symbol_rate >= (MCLK / 2)) in start()
218 if (p->symbol_rate >= MCLK / 2) { in start()
253 i = (p->symbol_rate > (MCLK / 2)) ? 3 : 7; in start()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/bridge/
H A Dsii902x.txt31 Describes SII902x MCLK input. MCLK can be used to produce
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dstm32mp15xx-dkx.dtsi77 "Playback" , "MCLK",
78 "Capture" , "MCLK",
205 clock-names = "MCLK";
491 clock-names = "sai_ck", "MCLK";
/OK3568_Linux_fs/buildroot/package/x11r7/xdriver_xf86-video-savage/
H A D0002-xorg-xserver120.patch14 xf86DrvMsg(pScrn->scrnIndex, X_PROBED, "Detected current MCLK value of %1.3f MHz\n",
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/
H A Dtwl6040.txt23 - clock-names: Must be "clk32k" for the 32K clock and "mclk" for the MCLK.

123