Home
last modified time | relevance | path

Searched +full:de +full:- +full:asserting (Results 1 – 25 of 76) sorted by relevance

1234

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Dmmc-pwrseq-simple.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-simple.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
19 const: mmc-pwrseq-simple
21 reset-gpios:
28 They will be de-asserted right after the power has been provided to the
33 description: Handle for the entry in clock-names.
35 clock-names:
[all …]
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/spi/
H A Dspi-cadence.txt2 --------------------------------------------
5 - compatible : should be "cadence,qspi".
6 - reg : 1.Physical base address and size of SPI registers map.
8 - clocks : Clock phandles (see clock bindings for details).
9 - sram-size : spi controller sram size.
10 - status : enable in requried dts.
13 --------------------------
15 - spi-max-frequency : Max supported spi frequency.
16 - page-size : Flash page size.
17 - block-size : Flash memory block size.
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/qcom/
H A Dclk-pll.c1 // SPDX-License-Identifier: GPL-2.0-only
12 #include <linux/clk-provider.h>
17 #include "clk-pll.h"
31 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_enable()
40 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_BYPASSNL, in clk_pll_enable()
47 * de-asserting the reset. Delay 10us just to be safe. in clk_pll_enable()
51 /* De-assert active-low PLL reset. */ in clk_pll_enable()
52 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_RESET_N, in clk_pll_enable()
61 return regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_OUTCTRL, in clk_pll_enable()
71 regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_disable()
[all …]
H A Dclk-hfpll.c1 // SPDX-License-Identifier: GPL-2.0
9 #include <linux/clk-provider.h>
12 #include "clk-regmap.h"
13 #include "clk-hfpll.h"
23 struct hfpll_data const *hd = h->d; in __clk_hfpll_init_once()
24 struct regmap *regmap = h->clkr.regmap; in __clk_hfpll_init_once()
26 if (likely(h->init_done)) in __clk_hfpll_init_once()
30 if (hd->config_val) in __clk_hfpll_init_once()
31 regmap_write(regmap, hd->config_reg, hd->config_val); in __clk_hfpll_init_once()
32 regmap_write(regmap, hd->m_reg, 0); in __clk_hfpll_init_once()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-zynq/
H A Dslcr.c4 * SPDX-License-Identifier: GPL-2.0+
25 * zynq_slcr_mio_get_status - Get the status of MIO peripheral.
93 writel(SLCR_LOCK_MAGIC, &slcr_base->slcr_lock); in zynq_slcr_lock()
101 writel(SLCR_UNLOCK_MAGIC, &slcr_base->slcr_unlock); in zynq_slcr_unlock()
118 * the FSBL not loading the bitstream after soft-reboot in zynq_slcr_cpu_reset()
121 clrbits_le32(&slcr_base->reboot_status, 0xF000000); in zynq_slcr_cpu_reset()
123 writel(1, &slcr_base->pss_rst_ctrl); in zynq_slcr_cpu_reset()
132 /* Disable AXI interface by asserting FPGA resets */ in zynq_slcr_devcfg_disable()
133 writel(0xF, &slcr_base->fpga_rst_ctrl); in zynq_slcr_devcfg_disable()
135 /* Disable Level shifters before setting PS-PL */ in zynq_slcr_devcfg_disable()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/msm/hdmi/
H A Dhdmi_pll_8960.c1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <linux/clk-provider.h>
27 * configuration into common-clock-framework.
239 msm_writel(data, pll->mmio + reg); in pll_write()
244 return msm_readl(pll->mmio + reg); in pll_read()
249 return platform_get_drvdata(pll->pdev); in pll_get_phy()
266 /* Wait for a short time before de-asserting in hdmi_pll_enable()
269 * to assert and de-assert. in hdmi_pll_enable()
273 /* De-assert PLL S/W reset */ in hdmi_pll_enable()
282 * Wait for a short time before de-asserting to allow the hardware to in hdmi_pll_enable()
[all …]
/OK3568_Linux_fs/kernel/include/linux/platform_data/
H A Dad5449.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Author: Lars-Peter Clausen <lars@metafoo.de>
14 * enum ad5449_sdo_mode - AD5449 SDO pin configuration
17 * @AD5449_SDO_OPEN_DRAIN: Operate the SDO pin in open-drain mode.
29 * struct ad5449_platform_data - Platform data for the ad5449 DAC driver
31 * @hardware_clear_to_midscale: Whether asserting the hardware CLR pin sets the
/OK3568_Linux_fs/kernel/drivers/cpufreq/
H A Dgx-suspmod.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * (C) 2002 Hiroshi Miura <miura@da-cha.org>
10 * software is provided AS-IS with no warranties.
19 * Suspend Modulation works by asserting and de-asserting the SUSP# pin
20 * to CPU(GX1/GXLV) for configurable durations. When asserting SUSP#
28 * 32us intervals which the SUSP# pin is asserted(ON)/de-asserted(OFF)
35 * F_eff = Fgx * ----------------------
43 * on_duration = off_duration * (stock_freq - freq) / freq
46 * on_duration = DURATION - off_duration
48 *---------------------------------------------------------------------------
[all …]
/OK3568_Linux_fs/kernel/drivers/remoteproc/
H A Dqcom_q6v5_adsp.c1 // SPDX-License-Identifier: GPL-2.0
108 val = readl(adsp->qdsp6ss_base + RET_CFG_REG); in qcom_adsp_shutdown()
110 writel(val, adsp->qdsp6ss_base + RET_CFG_REG); in qcom_adsp_shutdown()
112 clk_bulk_disable_unprepare(adsp->num_clks, adsp->clks); in qcom_adsp_shutdown()
115 ret = regmap_read(adsp->halt_map, in qcom_adsp_shutdown()
116 adsp->halt_lpass + LPASS_PWR_ON_REG, &val); in qcom_adsp_shutdown()
120 ret = regmap_read(adsp->halt_map, in qcom_adsp_shutdown()
121 adsp->halt_lpass + LPASS_MASTER_IDLE_REG, in qcom_adsp_shutdown()
126 regmap_write(adsp->halt_map, in qcom_adsp_shutdown()
127 adsp->halt_lpass + LPASS_HALTREQ_REG, 1); in qcom_adsp_shutdown()
[all …]
/OK3568_Linux_fs/kernel/drivers/reset/
H A Dreset-brcmstb.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/reset-controller.h>
46 writel_relaxed(SW_INIT_BIT(id), priv->base + off + SW_INIT_SET); in brcmstb_reset_assert()
57 writel_relaxed(SW_INIT_BIT(id), priv->base + off + SW_INIT_CLEAR); in brcmstb_reset_deassert()
58 /* Maximum reset delay after de-asserting a line and seeing block in brcmstb_reset_deassert()
73 return readl_relaxed(priv->base + off + SW_INIT_STATUS) & in brcmstb_reset_status()
85 struct device *kdev = &pdev->dev; in brcmstb_reset_probe()
91 return -ENOMEM; in brcmstb_reset_probe()
94 priv->base = devm_ioremap_resource(kdev, res); in brcmstb_reset_probe()
95 if (IS_ERR(priv->base)) in brcmstb_reset_probe()
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-omap2/
H A Dprminst44xx.c1 // SPDX-License-Identifier: GPL-2.0-only
18 #include "prcm-common.h"
23 #include "prm-regbits-44xx.h"
34 * omap_prm_base_init - Populates the prm partitions
75 /* Read-modify-write a register in PRM. Caller must lock */
90 * omap4_prminst_is_hardreset_asserted - read the HW reset line state of
97 * -EINVAL upon parameter error.
112 * omap4_prminst_assert_hardreset - assert the HW reset line of a submodule
118 * IP. These modules may have multiple hard-reset lines that reset
120 * place the submodule into reset. Returns 0 upon success or -EINVAL
[all …]
H A Dprm2xxx_3xxx.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2010-2011 Texas Instruments, Inc.
18 #include "prm-regbits-24xx.h"
22 * omap2_prm_is_hardreset_asserted - read the HW reset line state of
31 * -EINVAL if called while running on a non-OMAP2/3 chip.
40 * omap2_prm_assert_hardreset - assert the HW reset line of a submodule
48 * IP. These modules may have multiple hard-reset lines that reset
50 * place the submodule into reset. Returns 0 upon success or -EINVAL
64 * omap2_prm_deassert_hardreset - deassert a submodule hardreset line and wait
75 * IP. These modules may have multiple hard-reset lines that reset
[all …]
H A Dprm33xx.c4 * Copyright (C) 2011-2012 Texas Instruments Incorporated - https://www.ti.com/
24 #include "prm-regbits-33xx.h"
42 /* Read-modify-write a register in PRM. Caller must lock */
56 * am33xx_prm_is_hardreset_asserted - read the HW reset line state of
65 * -EINVAL upon parameter error.
80 * am33xx_prm_assert_hardreset - assert the HW reset line of a submodule
88 * IP. These modules may have multiple hard-reset lines that reset
90 * place the submodule into reset. Returns 0 upon success or -EINVAL
104 * am33xx_prm_deassert_hardreset - deassert a submodule hardreset line and
115 * IP. These modules may have multiple hard-reset lines that reset
[all …]
/OK3568_Linux_fs/u-boot/drivers/pci/
H A Dpcie_imx.c2 * Freescale i.MX6 PCI Express Root-Complex driver
4 * Copyright (C) 2013 Marek Vasut <marex@denx.de>
7 * pci-imx6.c: Sean Cross <xobs@kosagi.com>
8 * pcie-designware.c: Jingoo Han <jg1.han@samsung.com>
10 * SPDX-License-Identifier: GPL-2.0
43 /* PCIe Port Logic registers (memory-mapped) */
64 /* PHY registers (not memory-mapped) */
116 return -ETIMEDOUT; in pcie_phy_poll_ack()
144 /* Read from the 16-bit PCIe PHY control registers (not memory-mapped) */
201 /* wait for ack de-assertion */ in pcie_phy_write()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-gpio.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2013 - 2014 Texas Instruments Incorporated - https://www.ti.com
7 * Sergej Sawazki <ce3a@gmx.de>
12 #include <linux/clk-provider.h>
25 * prepare - clk_(un)prepare only ensures parent is (un)prepared
26 * enable - clk_enable and clk_disable are functional & control gpio
27 * rate - inherits rate from parent. No clk_set_rate support
28 * parent - fixed parent. No clk_set_parent support
32 * struct clk_gpio - gpio gated clock
34 * @hw: handle between common and hardware-specific interfaces
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-sunxi/
H A Dmc_smp.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2018 Chen-Yu Tsai
5 * Chen-Yu Tsai <wens@csie.org>
7 * arch/arm/mach-sunxi/mc_smp.c
9 * Based on Allwinner code, arch/arm/mach-exynos/mcpm-exynos.c, and
10 * arch/arm/mach-hisi/platmcpm.c
14 #include <linux/arm-cci.h>
19 #include <linux/irqchip/arm-gic.h>
71 /* R_CPUCFG registers, specific to sun8i-a83t */
111 is_compatible = of_device_is_compatible(node, "arm,cortex-a15"); in sunxi_core_is_cortex_a15()
[all …]
/OK3568_Linux_fs/kernel/drivers/i2c/
H A Di2c-smbus.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * i2c-smbus.c - SMBus extensions to the I2C protocol
6 * Copyright (C) 2010-2019 Jean Delvare <jdelvare@suse.de>
12 #include <linux/i2c-smbus.h>
38 if (!client || client->addr != data->addr) in smbus_do_alert()
40 if (client->flags & I2C_CLIENT_TEN) in smbus_do_alert()
48 if (client->dev.driver) { in smbus_do_alert()
49 driver = to_i2c_driver(client->dev.driver); in smbus_do_alert()
50 if (driver->alert) in smbus_do_alert()
51 driver->alert(client, data->type, data->data); in smbus_do_alert()
[all …]
/OK3568_Linux_fs/yocto/poky/meta/files/common-licenses/
H A DCDLA-Permissive-1.021 1.7 “Modify” means to delete, erase, correct or re-arrange Data, resulting in “Modifications.” Mod…
27 …rom Your Computational Use of Data. Results shall not include more than a de minimis portion of t…
37 … of this Agreement, Data Provider(s) hereby grant(s) to You a worldwide, non-exclusive, irrevocabl…
67 …e who Receives the Data (including a cross-claim in a lawsuit) based on the Data, other than a cla…
71 …ED INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT, MERCHAN…
H A DCDLA-Sharing-1.023 1.8 “Modify” means to delete, erase, correct or re-arrange Data, resulting in “Modifications.” Mod…
29 …rom Your Computational Use of Data. Results shall not include more than a de minimis portion of t…
39 … of this Agreement, Data Provider(s) hereby grant(s) to You a worldwide, non-exclusive, irrevocabl…
55 …bility of anyone who Receives the Data (a) to Publish the Data in a publicly-accessible manner or …
57 …der this Agreement, including by adding any restriction on commercial or non-commercial Use of Dat…
71 …e who Receives the Data (including a cross-claim in a lawsuit) based on the Data, other than a cla…
75 …ED INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT, MERCHAN…
H A DNokia81 or de-archiving software is widely available for no charge.
92 Subject to the terms of this License, Nokia hereby grants You a world-wide,
93 royalty-free, non-exclusive license, subject to third party intellectual
118 property claims, each Contributor hereby grants You a world-wide, royalty-free,
119 non-exclusive license
239 requirements of Section 3.1-3.5 have been met for that Covered Software,
305 FIT FOR A PARTICULAR PURPOSE OR NON-INFRINGING. THE ENTIRE RISK AS TO THE
322 8.2 If You initiate litigation by asserting a patent infringement claim
387 This License is governed by the laws of Finland excluding its conflict-of-law
H A DOPL-1.030 …n a compressed or archival form, provided the appropriate decompression or de-archiving software i…
38 …per Grant. The Initial Developer hereby grants You a worldwide, royalty-free, non-exclusive licens…
44 …2.2. Contributor Grant. Each Contributor hereby grants You a worldwide, royalty-free, non-exclusiv…
66 …bute Covered Code in Executable form only if the requirements of Section 3.1-3.5 have been met for…
93 In case of conflicting dispositions in the parts of this license, the terms of the lower-numbered p…
97 …D CODE IS FREE OF DEFECTS, MERCHANTABLE, FIT FOR A PARTICULAR PURPOSE OR NON-INFRINGING. THE ENTIR…
104 …8.2. Termination Upon Litigation. If You initiate litigation by asserting a patent infringement cl…
120 …pt. 1995). Consistent with 48 C.F.R. 12.212 and 48 C.F.R. 227.7202-1 through 227.7202-4 (June 1995…
/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk.c1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <linux/clk-provider.h>
13 #include <linux/reset-controller.h>
30 /* Handlers for SoC-specific reset lines */
116 return -EINVAL; in tegra_clk_rst_assert()
130 return -EINVAL; in tegra_clk_rst_deassert()
195 * All non-boot peripherals will be in reset state on resume. in tegra_clk_periph_resume()
196 * Wait for 5us of reset propagation delay before de-asserting in tegra_clk_periph_resume()
213 return -ENOMEM; in tegra_clk_periph_ctx_init()
257 for (; dup_list->clk_id < clk_max; dup_list++) { in tegra_init_dup_clks()
[all …]
/OK3568_Linux_fs/kernel/drivers/input/touchscreen/
H A Dauo-pixcir-ts.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for AUO in-cell touchscreens
5 * Copyright (c) 2011 Heiko Stuebner <heiko@sntech.de>
7 * loosely based on auo_touch.c from Dell Streak vendor-kernel
23 #include <linux/input/auo-pixcir-ts.h>
77 * sleep: scan speed 10Hz can be auto-activated, wakeup on 1st touch
127 struct i2c_client *client = ts->client; in auo_pixcir_collect_data()
128 const struct auo_pixcir_ts_platdata *pdata = ts->pdata; in auo_pixcir_collect_data()
137 dev_err(&client->dev, "failed to read coordinate, %d\n", ret); in auo_pixcir_collect_data()
145 dev_err(&client->dev, "could not read touch area, %d\n", ret); in auo_pixcir_collect_data()
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dcpu.c2 * Copyright 2004,2007-2011 Freescale Semiconductor, Inc.
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
9 * SPDX-License-Identifier: GPL-2.0+
62 u32 ddr_sync = ((gur->rcwsr[5]) & FSL_CORENET_RCWSR5_DDR_SYNC) in checkcpu()
67 u32 ddr_ratio = ((gur->porpllsr) & MPC85xx_PORPLLSR_DDR_RATIO) in checkcpu()
91 setbits_be32(&gur->devdisr2, FSL_CORENET_DEVDISR2_DTSEC1_6 || in checkcpu()
93 setbits_be32(&gur->devdisr3, FSL_CORENET_DEVDISR3_PCIE3); in checkcpu()
94 setbits_be32(&gur->devdisr5, FSL_CORENET_DEVDISR5_DDR3); in checkcpu()
103 setbits_be32(&rcpm->pcph20setr, 0xf0); in checkcpu()
106 setbits_be32(&rcpm->clpcl10setr, 1 << 1); in checkcpu()
[all …]
/OK3568_Linux_fs/kernel/Documentation/scsi/
H A DChangeLog.megaraid1 Release Date : Thu Nov 16 15:32:35 EST 2006 -
9 and re-initialize its internal RAID structure.
14 2. Authors email-id domain name changed from lsil.com to lsi.com.
17 Release Date : Fri May 19 09:31:45 EST 2006 - Seokmann Ju <sju@lsil.com>
23 Root Cause: the driver registered controllers as 64-bit DMA capable
26 identifying 64-bit DMA capable controllers.
28 > -----Original Message-----
31 > To: linux-scsi@vger.kernel.org; Kolli, Neela; Mukker, Atul;
86 issue on 64-bit platform.
93 > -----Original Message-----
[all …]

1234