Searched refs:_MaskMiu1Req_HVD_RW_MIF0 (Results 1 – 10 of 10) sorted by relevance
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/hvd_v3/ |
| H A D | halHVD_EX.c | 212 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/hvd_v3/ |
| H A D | halHVD_EX.c | 227 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/hvd_v3/ |
| H A D | halHVD_EX.c | 226 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(2)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/ |
| H A D | halHVD_EX.c | 222 #define _MaskMiu1Req_HVD_RW_MIF0( m ) _HVD_WriteRegBit(MIU1_REG_RQ4_MASK, m, BIT(4)) macro
|