Home
last modified time | relevance | path

Searched refs:TSP_VQ3_CLR_OVF_INT (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/
H A DregTSP.h1296 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/
H A DregTSP.h1277 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c4611 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/
H A DregTSP.h1268 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c4574 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/
H A DregTSP.h1333 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c4941 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/
H A DregTSP.h1337 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c5266 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/
H A DregTSP.h1337 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c5283 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/
H A DregTSP.h1357 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
H A DhalTSP.c5339 u32flag = TSP_VQ3_CLR_OVF_INT; in HAL_TSP_VQueue_Clr_OverflowInt()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/
H A DregTSP.h1357 #define TSP_VQ3_CLR_OVF_INT 0x80000000UL macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/
H A DregTSP.h1196 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/
H A DregTSP.h1235 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
H A DhalTSP.c4601 REG16_SET(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()
4621 REG16_CLR(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregTSP.h1237 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h1293 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h1259 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h1259 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h1295 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
H A DhalTSP.c5112 REG16_SET(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()
5132 REG16_CLR(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h1259 #define TSP_VQ3_CLR_OVF_INT 0x8000 macro
H A DhalTSP.c4787 REG16_SET(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()
4807 REG16_CLR(&_RegCtrl->VQ3_Config, TSP_VQ3_CLR_OVF_INT); in HAL_TSP_VQ_OverflowInt_Clr()

12