Home
last modified time | relevance | path

Searched refs:TSP_DMA_FLUSH_EN (Results 1 – 20 of 20) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/messi/tsp/
H A DregTSP.h977 #define TSP_DMA_FLUSH_EN 0x00040000UL macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/mainz/tsp/
H A DregTSP.h977 #define TSP_DMA_FLUSH_EN 0x00040000UL macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/mooney/tsp/
H A DregTSP.h976 #define TSP_DMA_FLUSH_EN 0x00040000UL macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/
H A DregTSP.h1265 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tsp/
H A DregTSP.h1259 #define TSP_DMA_FLUSH_EN 0x00040000 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/
H A DregTSP.h1256 #define TSP_DMA_FLUSH_EN 0x00040000UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/
H A DregTSP.h1247 #define TSP_DMA_FLUSH_EN 0x00040000UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/
H A DregTSP.h1308 #define TSP_DMA_FLUSH_EN 0x00040000UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/
H A DregTSP.h1312 #define TSP_DMA_FLUSH_EN 0x00040000UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/
H A DregTSP.h1312 #define TSP_DMA_FLUSH_EN 0x00040000UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/
H A DregTSP.h1325 #define TSP_DMA_FLUSH_EN 0x00000080UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/
H A DregTSP.h1325 #define TSP_DMA_FLUSH_EN 0x00000080UL //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/
H A DregTSP.h1164 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/
H A DregTSP.h1203 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregTSP.h1205 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h1261 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h1228 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h1228 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h1263 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h1228 #define TSP_DMA_FLUSH_EN 0x0080 //PVR1, PVR2 dma flush macro