Home
last modified time | relevance | path

Searched refs:CLK_TSADC_TSEN_DIV_MASK (Results 1 – 12 of 12) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rv1103b.h152 CLK_TSADC_TSEN_DIV_MASK = 0x1f << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
H A Dcru_rv1106.h306 CLK_TSADC_TSEN_DIV_MASK = 0x1F << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
H A Dcru_rk3506.h263 CLK_TSADC_TSEN_DIV_MASK = 0x7 << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
H A Dcru_rk3528.h262 CLK_TSADC_TSEN_DIV_MASK = 0x1F << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
H A Dcru_rk3562.h240 CLK_TSADC_TSEN_DIV_MASK = 0x1f << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
H A Dcru_rk3568.h425 CLK_TSADC_TSEN_DIV_MASK = 0x7 << CLK_TSADC_TSEN_DIV_SHIFT, enumerator
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rv1103b.c559 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> in rv1103b_adc_get_clk()
590 CLK_TSADC_TSEN_DIV_MASK, in rv1103b_adc_set_clk()
H A Dclk_rk3506.c604 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> CLK_TSADC_TSEN_DIV_SHIFT; in rk3506_tsadc_get_rate()
626 rk_clrsetreg(&cru->clksel_con[61], CLK_TSADC_TSEN_DIV_MASK, in rk3506_tsadc_set_rate()
H A Dclk_rv1106.c705 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> in rv1106_adc_get_clk()
736 CLK_TSADC_TSEN_DIV_MASK, in rv1106_adc_set_clk()
H A Dclk_rk3528.c858 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> in rk3528_adc_get_clk()
887 mask = CLK_TSADC_TSEN_DIV_MASK; in rk3528_adc_set_clk()
H A Dclk_rk3562.c831 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> in rk3562_tsadc_get_rate()
852 mask = CLK_TSADC_TSEN_DIV_MASK; in rk3562_tsadc_set_rate()
H A Dclk_rk3568.c1238 div = (con & CLK_TSADC_TSEN_DIV_MASK) >> in rk3568_adc_get_clk()
1273 CLK_TSADC_TSEN_DIV_MASK, in rk3568_adc_set_clk()
1283 CLK_TSADC_TSEN_DIV_MASK, in rk3568_adc_set_clk()