Home
last modified time | relevance | path

Searched refs:TZRAM_SIZE (Results 1 – 23 of 23) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8173/include/
H A Dplatform_def.h76 #define TZRAM_SIZE (0x20000) macro
78 #define TZRAM_SIZE (0x20000) macro
82 #define TZRAM2_BASE (TZRAM_BASE + TZRAM_SIZE)
94 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3288/include/shared/
H A Dbl32_param.h15 #define TZRAM_SIZE (0x100000) macro
24 #define BL32_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3399/include/shared/
H A Dbl31_param.h15 #define TZRAM_SIZE (0x100000) macro
24 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3576/include/
H A Dplatform_def.h71 #define TZRAM_SIZE 0x100000 macro
80 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3588/include/
H A Dplatform_def.h73 #define TZRAM_SIZE (0x100000) macro
82 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3328/include/
H A Dplatform_def.h71 #define TZRAM_SIZE (0x100000) macro
80 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/px30/include/
H A Dplatform_def.h74 #define TZRAM_SIZE (0x100000) macro
83 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3368/include/
H A Dplatform_def.h72 #define TZRAM_SIZE (0x100000) macro
81 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/rk3568/include/
H A Dplatform_def.h73 #define TZRAM_SIZE (0x100000) macro
82 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8192/include/
H A Dplatform_def.h121 #define TZRAM_SIZE 0x00030000 macro
132 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8186/include/
H A Dplatform_def.h136 #define TZRAM_SIZE (0x00030000) macro
147 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8195/include/
H A Dplatform_def.h141 #define TZRAM_SIZE 0x00040000 macro
152 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8189/include/
H A Dplatform_def.h168 #define TZRAM_SIZE (0x00200000) macro
179 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dplatform_def.h220 #define TZRAM_SIZE (0x00040000) macro
231 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8173/aarch64/
H A Dplatform_common.c26 MAP_REGION_FLAT(TZRAM_BASE, TZRAM_SIZE,
/rk3399_ARM-atf/plat/mediatek/mt8183/aarch64/
H A Dplatform_common.c23 MAP_REGION_FLAT(TZRAM_BASE, TZRAM_SIZE,
/rk3399_ARM-atf/plat/mediatek/mt8196/include/
H A Dplatform_def.h251 #define TZRAM_SIZE (0x00200000) macro
262 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/mediatek/mt8183/include/
H A Dplatform_def.h289 #define TZRAM_SIZE 0x00030000 macro
300 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
/rk3399_ARM-atf/plat/rockchip/px30/drivers/secure/
H A Dsecure.c81 secure_ddr_region(0, TZRAM_BASE, TZRAM_SIZE); in sgrf_init()
/rk3399_ARM-atf/plat/rockchip/rk3288/drivers/secure/
H A Dsecure.c163 sgrf_ddr_rgn_config(0, TZRAM_BASE, TZRAM_SIZE); in secure_sgrf_ddr_rgn_init()
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/secure/
H A Dsecure.c165 sgrf_ddr_rgn_config(0, TZRAM_BASE, TZRAM_SIZE); in secure_sgrf_ddr_rgn_init()
/rk3399_ARM-atf/plat/mediatek/drivers/emi_mpu/mt8188/
H A Demi_mpu.c19 region_info.end = TZRAM_BASE + TZRAM_SIZE - 1; in set_emi_mpu_regions()
/rk3399_ARM-atf/docs/
H A Dchange-log.md4688 …- increase TZRAM_SIZE from 192KB to 256KB ([aa1cb27](https://review.trustedfirmware.org/plugins/gi…
10851 ddr regions, bring TZRAM_SIZE values in lined, and prevent macro expansion