Home
last modified time | relevance | path

Searched refs:PLAT_NS_IMAGE_OFFSET (Results 1 – 25 of 34) sorted by relevance

12

/rk3399_ARM-atf/plat/intel/soc/common/
H A Dbl2_plat_mem_params_desc.c84 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
88 .image_info.image_base = PLAT_NS_IMAGE_OFFSET,
90 0x0 + 0x40000000 - PLAT_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/imx/imx8m/imx8mp/
H A Dimx8mp_bl2_mem_params_desc.c76 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
82 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
86 .image_info.image_base = PLAT_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/imx/imx8m/imx8mm/
H A Dimx8mm_bl2_mem_params_desc.c76 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
82 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
86 .image_info.image_base = PLAT_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dplatform_def.h44 #define PLAT_NS_IMAGE_OFFSET PRELOADED_BL33_BASE macro
47 #define PLAT_NS_IMAGE_OFFSET 0x80200000 macro
49 #define PLAT_NS_IMAGE_OFFSET 0x10000000 macro
/rk3399_ARM-atf/plat/imx/imx8m/imx8mq/include/
H A Dplatform_def.h47 #ifndef PLAT_NS_IMAGE_OFFSET
48 #define PLAT_NS_IMAGE_OFFSET U(0x40200000) macro
50 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/imx/imx8m/imx8mm/include/
H A Dplatform_def.h63 #ifndef PLAT_NS_IMAGE_OFFSET
64 #define PLAT_NS_IMAGE_OFFSET U(0x40200000) macro
68 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/imx/imx8m/imx8mn/include/
H A Dplatform_def.h48 #ifndef PLAT_NS_IMAGE_OFFSET
49 #define PLAT_NS_IMAGE_OFFSET U(0x40200000) macro
52 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/imx/imx9/imx95/include/
H A Dplatform_def.h39 #define PLAT_NS_IMAGE_OFFSET U(0x90200000) macro
40 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/imx/imx93/include/
H A Dplatform_def.h39 #define PLAT_NS_IMAGE_OFFSET U(0x80200000) macro
40 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/intel/soc/common/aarch64/
H A Dplatform_common.c16 return PLAT_NS_IMAGE_OFFSET; in socfpga_get_ns_image_entrypoint()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mp/include/
H A Dplatform_def.h65 #ifndef PLAT_NS_IMAGE_OFFSET
66 #define PLAT_NS_IMAGE_OFFSET U(0x40200000) macro
70 #define BL32_FDT_OVERLAY_ADDR (PLAT_NS_IMAGE_OFFSET + 0x3000000)
/rk3399_ARM-atf/plat/imx/imx8qx/include/
H A Dplatform_def.h67 #define PLAT_NS_IMAGE_OFFSET 0x80020000 macro
/rk3399_ARM-atf/plat/imx/imx8qm/include/
H A Dplatform_def.h69 #define PLAT_NS_IMAGE_OFFSET 0x80020000 macro
/rk3399_ARM-atf/plat/imx/imx8ulp/include/
H A Dplatform_def.h99 #define PLAT_NS_IMAGE_OFFSET 0x80200000 macro
/rk3399_ARM-atf/plat/imx/imx9/imx94/include/
H A Dplatform_def.h38 #define PLAT_NS_IMAGE_OFFSET U(0x90200000) macro
/rk3399_ARM-atf/plat/imx/imx93/
H A Dimx93_bl31_setup.c74 bl33_image_ep_info.pc = PLAT_NS_IMAGE_OFFSET; in bl31_early_platform_setup2()
H A Dimx93_psci.c31 if (ns_entrypoint < PLAT_NS_IMAGE_OFFSET) { in imx_validate_ns_entrypoint()
/rk3399_ARM-atf/plat/imx/imx9/common/
H A Dimx9_bl31_setup.c55 bl33_image_ep_info.pc = PLAT_NS_IMAGE_OFFSET; in bl31_early_platform_setup2()
H A Dimx9_psci_common.c38 if (ns_entrypoint < PLAT_NS_IMAGE_OFFSET) { in imx_validate_ns_entrypoint()
/rk3399_ARM-atf/plat/imx/imx8ulp/
H A Dimx8ulp_bl31_setup.c88 bl33_image_ep_info.pc = PLAT_NS_IMAGE_OFFSET; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mq/
H A Dplatform.mk70 $(eval $(call add_define_val,PLAT_NS_IMAGE_OFFSET,${PRELOADED_BL33_BASE}))
/rk3399_ARM-atf/plat/imx/imx8m/
H A Dimx8m_psci_common.c35 if (ns_entrypoint < PLAT_NS_IMAGE_OFFSET) in imx_validate_ns_entrypoint()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mn/
H A Dplatform.mk72 $(eval $(call add_define_val,PLAT_NS_IMAGE_OFFSET,${PRELOADED_BL33_BASE}))
H A Dimx8mn_bl31_setup.c156 bl33_image_ep_info.pc = PLAT_NS_IMAGE_OFFSET; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl31_plat_setup.c259 return PLAT_NS_IMAGE_OFFSET; in plat_get_ns_image_entrypoint()

12