Home
last modified time | relevance | path

Searched refs:tve (Results 1 – 25 of 37) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/gpu/drm/rockchip/
H A Drockchip_drm_tve.c111 #define tve_writel(offset, v) writel_relaxed(v, tve->regbase + (offset))
112 #define tve_readl(offset) readl_relaxed(tve->regbase + (offset))
114 #define tve_dac_writel(offset, v) writel_relaxed(v, tve->vdacbase + (offset))
115 #define tve_dac_readl(offset) readl_relaxed(tve->vdacbase + (offset))
117 #define tve_dac_grf_writel(offset, v) regmap_write(tve->dac_grf, offset, v)
118 #define tve_dac_grf_readl(offset, v) regmap_read(tve->dac_grf, offset, v)
128 static void tve_write_block(struct rockchip_tve *tve, struct env_config *config, int len) in tve_write_block() argument
140 struct rockchip_tve *tve = connector_to_tve(connector); in rockchip_tve_get_modes() local
147 if (tve->preferred_mode == count) in rockchip_tve_get_modes()
165 struct rockchip_tve *tve = connector_to_tve(connector); in rockchip_tve_best_encoder() local
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Drockchip_tve.c115 #define tve_writel(offset, v) writel(v, tve->reg_base + offset)
116 #define tve_readl(offset) readl(tve->reg_base + offset)
118 #define tve_dac_writel(offset, v) writel(v, tve->vdac_base + offset)
119 #define tve_dac_readl(offset) readl(tve->vdac_base + offset)
121 #define tve_grf_writel(offset, v) writel(v, tve->grf + offset)
122 #define tve_grf_readl(offset, v) readl(tve->grf + offset)
156 static void tve_write_block(struct rockchip_tve *tve, struct env_config *config, int len) in tve_write_block() argument
164 static void tve_set_mode(struct rockchip_tve *tve) in tve_set_mode() argument
167 int mode = tve->tv_format; in tve_set_mode()
169 if (tve->soc_type == SOC_RK3528) { in tve_set_mode()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/imx/
H A Dimx-tve.c129 static void tve_enable(struct imx_tve *tve) in tve_enable() argument
131 clk_prepare_enable(tve->clk); in tve_enable()
132 regmap_update_bits(tve->regmap, TVE_COM_CONF_REG, TVE_EN, TVE_EN); in tve_enable()
135 regmap_write(tve->regmap, TVE_STAT_REG, 0xffffffff); in tve_enable()
138 if (tve->mode == TVE_MODE_VGA) in tve_enable()
139 regmap_write(tve->regmap, TVE_INT_CONT_REG, 0); in tve_enable()
141 regmap_write(tve->regmap, TVE_INT_CONT_REG, in tve_enable()
147 static void tve_disable(struct imx_tve *tve) in tve_disable() argument
149 regmap_update_bits(tve->regmap, TVE_COM_CONF_REG, TVE_EN, 0); in tve_disable()
150 clk_disable_unprepare(tve->clk); in tve_disable()
[all …]
H A DMakefile8 obj-$(CONFIG_DRM_IMX_TVE) += imx-tve.o
/OK3568_Linux_fs/u-boot/drivers/video/sunxi/
H A Dtve_common.c16 void tvencoder_mode_set(struct sunxi_tve_reg * const tve, enum tve_mode mode) in tvencoder_mode_set() argument
22 SUNXI_TVE_GCTRL_DAC_INPUT(2, 3), &tve->gctrl); in tvencoder_mode_set()
23 writel(SUNXI_TVE_CFG0_VGA, &tve->cfg0); in tvencoder_mode_set()
24 writel(SUNXI_TVE_DAC_CFG0_VGA, &tve->dac_cfg0); in tvencoder_mode_set()
25 writel(SUNXI_TVE_UNKNOWN1_VGA, &tve->unknown1); in tvencoder_mode_set()
28 writel(SUNXI_TVE_CHROMA_FREQ_PAL_NC, &tve->chroma_freq); in tvencoder_mode_set()
34 SUNXI_TVE_GCTRL_DAC_INPUT(3, 4), &tve->gctrl); in tvencoder_mode_set()
35 writel(SUNXI_TVE_CFG0_PAL, &tve->cfg0); in tvencoder_mode_set()
36 writel(SUNXI_TVE_DAC_CFG0_COMPOSITE, &tve->dac_cfg0); in tvencoder_mode_set()
37 writel(SUNXI_TVE_FILTER_COMPOSITE, &tve->filter); in tvencoder_mode_set()
[all …]
H A Dsunxi_display.c923 struct sunxi_tve_reg * const tve = local
933 tvencoder_mode_set(tve, tve_mode_vga);
936 tvencoder_mode_set(tve, tve_mode_composite_pal_nc);
939 tvencoder_mode_set(tve, tve_mode_composite_pal);
942 tvencoder_mode_set(tve, tve_mode_composite_pal_m);
945 tvencoder_mode_set(tve, tve_mode_composite_ntsc);
1032 struct sunxi_tve_reg * __maybe_unused const tve = local
1088 tvencoder_enable(tve);
1107 tvencoder_enable(tve);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/bridge/
H A Drk630-tve.c179 static int rk630_tve_write_block(struct rk630_tve *tve, in rk630_tve_write_block() argument
185 ret = regmap_write(tve->tvemap, config[i].offset, in rk630_tve_write_block()
194 static int rk630_tve_cfg_set(struct rk630_tve *tve) in rk630_tve_cfg_set() argument
199 switch (tve->mode) { in rk630_tve_cfg_set()
201 dev_dbg(tve->dev, "rk630 PAL\n"); in rk630_tve_cfg_set()
206 dev_dbg(tve->dev, "rk630 NTSC\n"); in rk630_tve_cfg_set()
211 dev_dbg(tve->dev, "mode select err\n"); in rk630_tve_cfg_set()
215 ret = rk630_tve_write_block(tve, bt656_cfg, 8); in rk630_tve_cfg_set()
217 dev_err(tve->dev, "rk630 bt656 write err!\n"); in rk630_tve_cfg_set()
221 if (tve->mode == CVBS_PAL) in rk630_tve_cfg_set()
[all …]
H A DMakefile14 obj-$(CONFIG_DRM_RK630_TVE) += rk630-tve.o
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/bridge/
H A Drk1000.txt9 - compatible: should be "rockchip,rk1000-tve"
17 - rockchip,tvemode: tve preferred mode, 0 for PAL, 1 for NTSC
21 The rk1000 tve has one video port. its connection is modeled using the OF
30 rk1000-tve@42 {
32 compatible = "rockchip,rk1000-tve";
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/rockchip/
H A Drockchip_drm_tve.txt5 - compatible: "rockchip,rk3328-tve";
18 - rockchip,tvemode: tve preferred mode, 0 for PAL, 1 for NTSC
21 tve: tve@ff373e00 {
22 compatible = "rockchip,rk3328-tve";
/OK3568_Linux_fs/kernel/drivers/mfd/
H A Drk630-i2c.c44 rk630->tve = devm_regmap_init_i2c(client, &rk630_tve_regmap_config); in rk630_i2c_probe()
45 if (IS_ERR(rk630->tve)) { in rk630_i2c_probe()
46 ret = PTR_ERR(rk630->tve); in rk630_i2c_probe()
H A Drk630-spi.c207 rk630->tve = devm_regmap_init(&spi->dev, &rk630_regmap, in rk630_spi_probe()
209 if (IS_ERR(rk630->tve)) { in rk630_spi_probe()
210 ret = PTR_ERR(rk630->tve); in rk630_spi_probe()
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3568-evb6-ddr3-v10-rk630-bt656-to-cvbs.dts28 rk630_tve: rk630-tve {
29 compatible = "rockchip,rk630-tve";
H A Drk3588s-evb3-lp4x-v10-rk630-bt656-to-cvbs.dts32 rk630_tve: rk630-tve {
33 compatible = "rockchip,rk630-tve";
H A Drk3328-android.dtsi80 route_tve: route-tve {
H A Drk3528-linux.dtsi75 route_tve: route-tve {
H A Drk3528-android.dtsi82 route_tve: route-tve {
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dimx53-mba53.dts143 tve {
241 &tve {
245 fsl,tve-mode = "vga";
H A Dimx53-qsb-common.dtsi310 &tve {
314 fsl,tve-mode = "vga";
H A Dimx53-qsb.dts109 &tve {
H A Dimx53.dtsi813 tve: tve@63ff0000 { label
814 compatible = "fsl,imx53-tve";
819 clock-names = "tve", "di_sel";
H A Dimx53-qsrb.dts147 &tve {
H A Drk3229-evb-android.dtsi218 route_tve: route-tve {
517 &tve {
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dtve.h128 void tvencoder_mode_set(struct sunxi_tve_reg * const tve, enum tve_mode mode);
129 void tvencoder_enable(struct sunxi_tve_reg * const tve);
/OK3568_Linux_fs/kernel/include/linux/mfd/
H A Drk630.h169 struct regmap *tve; member

12