Home
last modified time | relevance | path

Searched refs:in_be32 (Results 1 – 25 of 365) sorted by relevance

12345678910>>...15

/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc8xx/
H A Dreginfo.c27 printf("\tSIUMCR\t0x%08X", in_be32(&sysconf->sc_siumcr)); in print_reginfo()
28 printf("\tSYPCR\t0x%08X\n", in_be32(&sysconf->sc_sypcr)); in print_reginfo()
30 printf("\tSWT\t0x%08X", in_be32(&sysconf->sc_swt)); in print_reginfo()
34 in_be32(&sysconf->sc_sipend), in_be32(&sysconf->sc_simask)); in print_reginfo()
36 in_be32(&sysconf->sc_siel), in_be32(&sysconf->sc_sivec)); in print_reginfo()
38 in_be32(&sysconf->sc_tesr), in_be32(&sysconf->sc_sdcr)); in print_reginfo()
41 printf("\tBR0\t0x%08X\tOR0\t0x%08X\n", in_be32(&memctl->memc_br0), in print_reginfo()
42 in_be32(&memctl->memc_or0)); in print_reginfo()
43 printf("\tBR1\t0x%08X\tOR1\t0x%08X\n", in_be32(&memctl->memc_br1), in print_reginfo()
44 in_be32(&memctl->memc_or1)); in print_reginfo()
[all …]
H A Dimmap.c28 in_be32(&sc->sc_siumcr), in_be32(&sc->sc_sypcr)); in do_siuinfo()
29 printf("SWT = %08x\n", in_be32(&sc->sc_swt)); in do_siuinfo()
31 in_be32(&sc->sc_sipend), in_be32(&sc->sc_simask)); in do_siuinfo()
33 in_be32(&sc->sc_siel), in_be32(&sc->sc_sivec)); in do_siuinfo()
35 in_be32(&sc->sc_tesr), in_be32(&sc->sc_sdcr)); in do_siuinfo()
50 i, in_be32(p), i, in_be32(p + 1)); in do_memcinfo()
52 printf("MAR = %08x", in_be32(&memctl->memc_mar)); in do_memcinfo()
53 printf(" MCR = %08x\n", in_be32(&memctl->memc_mcr)); in do_memcinfo()
55 in_be32(&memctl->memc_mamr), in_be32(&memctl->memc_mbmr)); in do_memcinfo()
58 in_be16(&memctl->memc_mptpr), in_be32(&memctl->memc_mdr)); in do_memcinfo()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch2_serdes.c181 reg = in_be32(&serdes1_base->lane[i].gcr0); in setup_serdes_volt()
191 reg = in_be32(&serdes2_base->lane[i].gcr0); in setup_serdes_volt()
201 reg = in_be32(&serdes1_base->bank[i].rstctl); in setup_serdes_volt()
207 reg = in_be32(&serdes1_base->bank[i].rstctl); in setup_serdes_volt()
217 reg = in_be32(&serdes2_base->bank[i].rstctl); in setup_serdes_volt()
223 reg = in_be32(&serdes2_base->bank[i].rstctl); in setup_serdes_volt()
232 reg = in_be32(&serdes1_base->srdstcalcr); in setup_serdes_volt()
235 reg = in_be32(&serdes1_base->srdsrcalcr); in setup_serdes_volt()
241 reg = in_be32(&serdes2_base->srdstcalcr); in setup_serdes_volt()
244 reg = in_be32(&serdes2_base->srdsrcalcr); in setup_serdes_volt()
[all …]
/OK3568_Linux_fs/u-boot/arch/m68k/cpu/mcf5445x/
H A Dspeed.c66 while (!(in_be32(&pll->psr) & PLL_PSR_LOCK)) in clock_exit_limp()
93 temp = in_be32(&pll->pcr); in setup_5441x_clocks()
98 temp = in_be32(&pll->pdr); in setup_5441x_clocks()
107 vco = ((in_be32(&pll->pcr) & PLL_CR_FBKDIV_BITS) + 1) * in setup_5441x_clocks()
113 pdr = in_be32(&pll->pdr); in setup_5441x_clocks()
172 pcrvalue = in_be32(&pll->pcr) & 0xFFFFF0FF; in setup_5445x_clocks()
187 pcrvalue = (in_be32(&pll->pcr) & 0x00FFFFFF) | 0x14000000; in setup_5445x_clocks()
189 while ((in_be32(&pll->psr) & PLL_PSR_LOCK) != PLL_PSR_LOCK) in setup_5445x_clocks()
200 int temp = ((in_be32(&pll->pcr) & PLL_PCR_OUTDIV2_MASK) >> 4) + 1; in setup_5445x_clocks()
203 j = (in_be32(&pll->pcr) & 0xFF000000) >> 24; in setup_5445x_clocks()
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dmpc8536_serdes.c94 u32 pordevsr = in_be32(guts + GUTS_PORDEVSR_OFFS); in fsl_serdes_init()
116 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
123 tmp = in_be32(sd + FSL_SRDSCR1_OFFS); in fsl_serdes_init()
128 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
135 tmp = in_be32(sd + FSL_SRDSCR3_OFFS); in fsl_serdes_init()
144 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
149 tmp = in_be32(sd + FSL_SRDSCR1_OFFS); in fsl_serdes_init()
154 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
159 tmp = in_be32(sd + FSL_SRDSCR3_OFFS); in fsl_serdes_init()
166 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
[all …]
H A Dfsl_corenet2_serdes.c125 u32 cfg = in_be32(&gur->rcwsr[4]); in serdes_get_first_lane()
212 cfg = in_be32(&gur->rcwsr[4]) & sd_prctl_mask; in serdes_init()
225 sfp_spfr0 = in_be32(&sfp_regs->fsl_spfr0); in serdes_init()
232 pll_status = in_be32(&srds_regs->bank[pll_num].pllcr0); in serdes_init()
267 pll_cr1 = in_be32(&srds_regs->bank[pll_num].pllcr1); in serdes_init()
276 pll_cr0 = in_be32(&srds_regs->bank[pll_num].pllcr0); in serdes_init()
284 pll_cr1 = in_be32(&srds_regs->bank[pll_num].pllcr1); in serdes_init()
294 pll_sr2 = in_be32(&srds_regs->bank[pll_num].pllsr2); in serdes_init()
303 pll_cr0 = in_be32(&srds_regs->bank[pll_num].pllcr0); in serdes_init()
306 pll_sr2 = in_be32(&srds_regs->bank[pll_num].pllsr2); in serdes_init()
[all …]
H A Dspeed.c84 porsr1_sys_clk = in_be32(&gur->porsr1) >> FSL_DCFG_PORSR1_SYSCLK_SHIFT in get_sys_info()
96 ddr_refclk_sel = (in_be32(&gur->rcwsr[5]) >> in get_sys_info()
113 sys_info->freq_systembus *= (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f; in get_sys_info()
114 mem_pll_rat = (in_be32(&gur->rcwsr[0]) >> in get_sys_info()
119 mem_pll_rat = (in_be32(&gur->rcwsr[0]) >> in get_sys_info()
155 ratio[i] = (in_be32(&clk->pllcgsr[i].pllcngsr) >> 1) & 0x3f; in get_sys_info()
179 u32 c_pll_sel = (in_be32(&clk->clkcsr[cluster].clkcncsr) >> 27) in get_sys_info()
190 u32 c_pll_sel = (in_be32 in get_sys_info()
215 rcw_tmp = in_be32(&gur->rcwsr[15]) - 4; in get_sys_info()
217 rcw_tmp = in_be32(&gur->rcwsr[7]); in get_sys_info()
[all …]
H A Dcpu_init.c85 u32 xcvrprg = in_be32(&usb_phy->port1.xcvrprg); in fsl_erratum_a006261_workaround()
94 xcvrprg = in_be32(&usb_phy->port2.xcvrprg); in fsl_erratum_a006261_workaround()
104 u32 status = in_be32(&usb_phy->status1); in fsl_erratum_a006261_workaround()
120 out_be32(&usb_phy->config2, in_be32(&usb_phy->config2) | temp); in fsl_erratum_a006261_workaround()
123 out_be32(&usb_phy->config2, in_be32(&usb_phy->config2) | temp); in fsl_erratum_a006261_workaround()
226 if (in_be32(&cpc->cpcsrcr0) & CPC_SRCR0_SRAMEN) { in disable_cpc_sram()
302 cpccfg0 = in_be32(&cpc->cpccfg0); in enable_cpc()
323 in_be32(&cpc->cpccsr0); in enable_cpc()
338 if (in_be32(&cpc->cpcsrcr0) & CPC_SRCR0_SRAMEN) in invalidate_cpc()
342 while (in_be32(&cpc->cpccsr0) & (CPC_CSR0_FI | CPC_CSR0_LFC)) in invalidate_cpc()
[all …]
H A Dfsl_corenet_serdes.c115 if (in_be32(&regs->bank[bank].rstctl) & SRDS_RSTCTL_SDPD) in serdes_lane_enabled()
128 return !(in_be32(&gur->rcwsr[word]) & (0x80000000 >> bit)); in serdes_lane_enabled()
136 if (!(in_be32(&gur->rcwsr[5]) & FSL_CORENET_RCWSR5_SRDS_EN)) in is_serdes_configured()
172 if (unlikely((in_be32(&gur->rcwsr[5]) & 0x2000) == 0)) in serdes_get_first_lane()
175 prtcl = (in_be32(&gur->rcwsr[4]) & FSL_CORENET_RCWSR4_SRDS_PRTCL) >> 26; in serdes_get_first_lane()
254 if (unlikely((in_be32(&gur->rcwsr[5]) & 0x2000) == 0)) in serdes_reset_rx()
258 prtcl = (in_be32(&gur->rcwsr[4]) & FSL_CORENET_RCWSR4_SRDS_PRTCL) >> 26; in serdes_reset_rx()
298 rcw5 = in_be32(gur->rcwsr + 5); in enable_bank()
385 srds_ratio_b2 = (in_be32(&gur->rcwsr[4]) >> 13) & 7; in p4080_erratum_serdes8()
473 rstctl = in_be32(&srds_regs->bank[bank].rstctl); in wait_for_rstdone()
[all …]
/OK3568_Linux_fs/u-boot/drivers/ddr/fsl/
H A Dmpc85xx_ddr_gen3.c210 save1 = in_be32(&ddr->debug[12]); in fsl_ddr_set_memctl_regs()
211 save2 = in_be32(&ddr->debug[21]); in fsl_ddr_set_memctl_regs()
218 while (!(in_be32(&ddr->debug[1]) & 0x2)) in fsl_ddr_set_memctl_regs()
232 while (in_be32(&ddr->sdram_md_cntl) & MD_CNTL_MD_EN) in fsl_ddr_set_memctl_regs()
252 while (in_be32(&ddr->sdram_md_cntl) & MD_CNTL_MD_EN) in fsl_ddr_set_memctl_regs()
272 while (in_be32(&ddr->sdram_md_cntl) & MD_CNTL_MD_EN) in fsl_ddr_set_memctl_regs()
292 while (in_be32(&ddr->sdram_md_cntl) & MD_CNTL_MD_EN) in fsl_ddr_set_memctl_regs()
312 while (in_be32(&ddr->sdram_md_cntl) & MD_CNTL_MD_EN) in fsl_ddr_set_memctl_regs()
325 while (in_be32(&ddr->sdram_md_cntl) & 0x80000000) in fsl_ddr_set_memctl_regs()
347 if ((((in_be32(&ddr->sdram_cfg) >> 24) & 0x7) == SDRAM_TYPE_DDR2) in fsl_ddr_set_memctl_regs()
[all …]
/OK3568_Linux_fs/kernel/drivers/edac/
H A Dmpc85xx_edac.c54 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR); in mpc85xx_pci_check()
66 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ATTRIB)); in mpc85xx_pci_check()
68 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR)); in mpc85xx_pci_check()
70 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EXT_ADDR)); in mpc85xx_pci_check()
72 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DL)); in mpc85xx_pci_check()
74 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DH)); in mpc85xx_pci_check()
91 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR); in mpc85xx_pcie_check()
92 err_cap_stat = in_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR); in mpc85xx_pcie_check()
98 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R0)); in mpc85xx_pcie_check()
100 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R1)); in mpc85xx_pcie_check()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/freescale/
H A Dfec_mpc52xx.c179 rcntrl = in_be32(&fec->r_cntrl); in mpc52xx_fec_adjust_link()
180 tcntrl = in_be32(&fec->x_cntrl); in mpc52xx_fec_adjust_link()
448 ievent = in_be32(&fec->ievent); in mpc52xx_fec_interrupt()
487 stats->rx_bytes = in_be32(&fec->rmon_r_octets); in mpc52xx_fec_get_stats()
488 stats->rx_packets = in_be32(&fec->rmon_r_packets); in mpc52xx_fec_get_stats()
489 stats->rx_errors = in_be32(&fec->rmon_r_crc_align) + in mpc52xx_fec_get_stats()
490 in_be32(&fec->rmon_r_undersize) + in mpc52xx_fec_get_stats()
491 in_be32(&fec->rmon_r_oversize) + in mpc52xx_fec_get_stats()
492 in_be32(&fec->rmon_r_frag) + in mpc52xx_fec_get_stats()
493 in_be32(&fec->rmon_r_jab); in mpc52xx_fec_get_stats()
[all …]
H A Ducc_geth.c232 (R_E | R_I | (in_be32((u32 __iomem*)bd) & R_W))); in get_new_skb()
248 bd_status = in_be32((u32 __iomem *)bd); in rx_bd_buffer_set()
350 u32 val = in_be32(p_start); in dump_init_enet_entries()
362 (in_be32(p_start) & in dump_init_enet_entries()
457 in_be32(&p_tx_fw_statistics_pram->sicoltx); in get_statistics()
459 in_be32(&p_tx_fw_statistics_pram->mulcoltx); in get_statistics()
461 in_be32(&p_tx_fw_statistics_pram->latecoltxfr); in get_statistics()
463 in_be32(&p_tx_fw_statistics_pram->frabortduecol); in get_statistics()
465 in_be32(&p_tx_fw_statistics_pram->frlostinmactxer); in get_statistics()
467 in_be32(&p_tx_fw_statistics_pram->carriersenseertx); in get_statistics()
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc83xx/
H A Dserdes.c54 tmp = in_be32(regs + FSL_SRDSCR0_OFFS); in fsl_setup_serdes()
59 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
68 tmp = in_be32(regs + FSL_SRDSRSTCTL_OFFS); in fsl_setup_serdes()
81 tmp = in_be32(regs + FSL_SRDSCR1_OFFS); in fsl_setup_serdes()
86 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
104 tmp = in_be32(regs + FSL_SRDSCR1_OFFS); in fsl_setup_serdes()
109 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
126 tmp = in_be32(regs + FSL_SRDSCR1_OFFS); in fsl_setup_serdes()
131 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
148 tmp = in_be32(regs + FSL_SRDSRSTCTL_OFFS); in fsl_setup_serdes()
/OK3568_Linux_fs/u-boot/drivers/net/fm/
H A Dtgec_phy.c33 while ((in_be32(&regs->mdio_stat)) & MDIO_STAT_BSY) in tgec_mdio_write()
44 while ((in_be32(&regs->mdio_stat)) & MDIO_STAT_BSY) in tgec_mdio_write()
51 while ((in_be32(&regs->mdio_data)) & MDIO_DATA_BSY) in tgec_mdio_write()
75 while ((in_be32(&regs->mdio_stat)) & MDIO_STAT_BSY) in tgec_mdio_read()
86 while ((in_be32(&regs->mdio_stat)) & MDIO_STAT_BSY) in tgec_mdio_read()
94 while ((in_be32(&regs->mdio_data)) & MDIO_DATA_BSY) in tgec_mdio_read()
98 if (in_be32(&regs->mdio_stat) & MDIO_STAT_RD_ER) in tgec_mdio_read()
101 return in_be32(&regs->mdio_data) & 0xffff; in tgec_mdio_read()
/OK3568_Linux_fs/u-boot/arch/m68k/cpu/mcf5227x/
H A Dspeed.c64 while (!(in_be32(&pll->psr) & PLL_PSR_LOCK)) in clock_exit_limp()
79 pcrvalue = in_be32(&pll->pcr) & 0xFF0F0FFF; in get_clocks()
91 vco = ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * CONFIG_SYS_INPUT_CLKSRC; in get_clocks()
94 pcrvalue = (in_be32(&pll->pcr) & 0x00FFFFFF); in get_clocks()
98 ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * in get_clocks()
104 vco = ((in_be32(&pll->pcr) & 0xFF000000) >> 24) * CONFIG_SYS_INPUT_CLKSRC; in get_clocks()
113 temp = (in_be32(&pll->pcr) & PLL_PCR_OUTDIV1_MASK) + 1; in get_clocks()
116 temp = ((in_be32(&pll->pcr) & PLL_PCR_OUTDIV2_MASK) >> 4) + 1; in get_clocks()
/OK3568_Linux_fs/u-boot/drivers/serial/
H A Dserial_xuartlite.c44 if (in_be32(&regs->status) & SR_TX_FIFO_FULL) in uartlite_serial_putc()
57 if (!(in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA)) in uartlite_serial_getc()
60 return in_be32(&regs->rx_fifo) & 0xff; in uartlite_serial_getc()
69 return in_be32(&regs->status) & SR_RX_FIFO_VALID_DATA; in uartlite_serial_pending()
71 return !(in_be32(&regs->status) & SR_TX_FIFO_EMPTY); in uartlite_serial_pending()
81 in_be32(&regs->control); in uartlite_serial_probe()
128 in_be32(&regs->control); in _debug_uart_init()
135 while (in_be32(&regs->status) & SR_TX_FIFO_FULL) in _debug_uart_putc()
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc8xxx/
H A Dlaw.c38 ((u64)in_be32(LAWBARH_ADDR(idx)) << 32) | in get_law_base_addr()
39 in_be32(LAWBARL_ADDR(idx)); in get_law_base_addr()
41 return (phys_addr_t)in_be32(LAWBAR_ADDR(idx)) << LAWBAR_SHIFT; in get_law_base_addr()
64 in_be32(LAWAR_ADDR(idx)); in set_law()
75 in_be32(LAWAR_ADDR(idx)); in disable_law()
86 lawar = in_be32(LAWAR_ADDR(i)); in get_law_entry()
165 lawar = in_be32(LAWAR_ADDR(i)); in print_laws()
168 i, in_be32(LAWBARH_ADDR(i)), in print_laws()
169 i, in_be32(LAWBARL_ADDR(i))); in print_laws()
171 printf("LAWBAR%02d: 0x%08x", i, in_be32(LAWBAR_ADDR(i))); in print_laws()
[all …]
H A Dsrio.c83 conf_lane = (in_be32((void *)&srds_regs->srdspccr0) in srio_erratum_a004034()
85 init_lane = (in_be32((void *)&srio_regs->lp_serial in srio_erratum_a004034()
93 if (in_be32((void *)&srds_regs->bank[0].rstctl) in srio_erratum_a004034()
104 if (in_be32((void *)&srio_regs->lp_serial in srio_erratum_a004034()
156 in_be32(&srds_regs->lane[idx].gcr0); in srio_erratum_a004034()
173 in_be32(&srds_regs->lane[idx].gcr0); in srio_erratum_a004034()
193 (in_be32((void *)&srio_regs->lp_serial in srio_erratum_a004034()
195 if (in_be32((void *)&srio_regs->lp_serial in srio_erratum_a004034()
214 if (!(in_be32((void *)&srio_regs->lp_serial.port[port].pescsr) in srio_erratum_a004034()
349 escsr = in_be32((void *)&srio->lp_serial.port[port - 1].pescsr); in srio_boot_master_release_slave()
[all …]
/OK3568_Linux_fs/u-boot/board/gdsys/common/
H A Dmiiphybb.c28 in_be32((void *)GPIO0_TCR) | pins->mdio); in io_bb_mdio_active()
38 in_be32((void *)GPIO0_TCR) & ~pins->mdio); in io_bb_mdio_tristate()
49 in_be32((void *)GPIO0_OR) | pins->mdio); in io_bb_set_mdio()
52 in_be32((void *)GPIO0_OR) & ~pins->mdio); in io_bb_set_mdio()
61 *v = ((in_be32((void *)GPIO0_IR) & pins->mdio) != 0); in io_bb_get_mdio()
72 in_be32((void *)GPIO0_OR) | pins->mdc); in io_bb_set_mdc()
75 in_be32((void *)GPIO0_OR) & ~pins->mdc); in io_bb_set_mdc()
/OK3568_Linux_fs/kernel/arch/powerpc/platforms/cell/spufs/
H A Dhw_ops.c32 mbox_stat = in_be32(&prob->mb_stat_R); in spu_hw_mbox_read()
34 *data = in_be32(&prob->pu_mb_R); in spu_hw_mbox_read()
43 return in_be32(&ctx->spu->problem->mb_stat_R); in spu_hw_mbox_stat_read()
53 stat = in_be32(&spu->problem->mb_stat_R); in spu_hw_mbox_stat_poll()
90 if (in_be32(&prob->mb_stat_R) & 0xff0000) { in spu_hw_ibox_read()
110 if (in_be32(&prob->mb_stat_R) & 0x00ff00) { in spu_hw_wbox_write()
178 return in_be32(&ctx->spu->problem->spu_npc_RW); in spu_hw_npc_read()
188 return in_be32(&ctx->spu->problem->spu_status_R); in spu_hw_status_read()
203 return in_be32(&ctx->spu->problem->spu_runcntl_RW); in spu_hw_runcntl_read()
220 while (in_be32(&ctx->spu->problem->spu_status_R) & SPU_STATUS_RUNNING) in spu_hw_runcntl_stop()
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/platforms/83xx/
H A Dsuspend.c124 u32 reg_cfg1 = in_be32(&pmc_regs->config1); in mpc83xx_change_state()
146 u32 event = in_be32(&pmc_regs->event); in pmc_irq_handler()
169 saved_regs.sicrl = in_be32(&syscr_regs->sicrl); in mpc83xx_suspend_save_regs()
170 saved_regs.sicrh = in_be32(&syscr_regs->sicrh); in mpc83xx_suspend_save_regs()
171 saved_regs.sccr = in_be32(&clock_regs->sccr); in mpc83xx_suspend_save_regs()
187 in_be32(&pmc_regs->config1) | PMCCR1_PME_EN); in mpc83xx_suspend_enter()
208 in_be32(&pmc_regs->config1) | PMCCR1_POWER_OFF); in mpc83xx_suspend_enter()
215 in_be32(&pmc_regs->config1) & ~PMCCR1_POWER_OFF); in mpc83xx_suspend_enter()
230 in_be32(&pmc_regs->config1) & ~PMCCR1_PME_EN); in mpc83xx_suspend_enter()
309 ret = !(in_be32(&rcw_regs->rcwhr) & RCW_PCI_HOST); in mpc83xx_is_pci_agent()
/OK3568_Linux_fs/u-boot/drivers/spi/
H A Dfsl_espi.c150 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) & in spi_claim_bus()
156 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) in spi_claim_bus()
161 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) in spi_claim_bus()
164 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) in spi_claim_bus()
168 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) in spi_claim_bus()
172 out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) in spi_claim_bus()
201 event = in_be32(&espi->event); in fsl_espi_tx()
230 tmpdin = in_be32(&espi->rx); in fsl_espi_rx()
319 event = in_be32(&espi->event); in spi_xfer()
329 event = in_be32(&espi->event); in spi_xfer()
[all …]
/OK3568_Linux_fs/u-boot/board/xes/common/
H A Dfsl_8xxx_pci.c30 u32 devdisr = in_be32(&gur->devdisr); in pci_init_board()
31 uint pci_spd_norm = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_SPD; in pci_init_board()
32 uint pci_32 = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_PCI32; in pci_init_board()
33 uint pci_arb = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_ARB; in pci_init_board()
34 uint pcix = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1; in pci_init_board()
/OK3568_Linux_fs/u-boot/drivers/net/
H A Dxilinx_axi_emac.c155 while (timeout && (!(in_be32(&regs->mdio_mcr) in mdio_wait()
189 *val = in_be32(&regs->mdio_mrd); in phyread()
315 emmc_reg = in_be32(&regs->emmc); in setup_phy()
339 temp = in_be32(&priv->dmatx->control); in axiemac_stop()
343 temp = in_be32(&priv->dmarx->control); in axiemac_stop()
382 out_be32(&regs->rcw1, in_be32(&regs->rcw1) & ~XAE_RCW1_RX_MASK); in axi_ethernet_init()
411 val |= in_be32(&regs->uaw1) & ~XAE_UAW1_UNICASTADDR_MASK; in axiemac_write_hwaddr()
429 if (!((in_be32(&priv->dmatx->control) | in axi_dma_init()
430 in_be32(&priv->dmarx->control)) in axi_dma_init()
459 temp = in_be32(&priv->dmarx->control); in axiemac_start()
[all …]

12345678910>>...15