Home
last modified time | relevance | path

Searched refs:Control (Results 1 – 25 of 665) sorted by relevance

12345678910>>...27

/OK3568_Linux_fs/kernel/Documentation/sound/designs/
H A Dcontrol-names.rst2 Standard ALSA Control Names
106 Tone Control - Switch
107 Tone Control - Bass
108 Tone Control - Treble
109 3D Control - Switch
110 3D Control - Center
111 3D Control - Depth
112 3D Control - Wide
113 3D Control - Space
114 3D Control - Level
/OK3568_Linux_fs/u-boot/board/Synology/ds109/
H A Dopenocd.cfg45 mww 0xD0001404 0x39743000 ;# Dunit Control Low Register
48 mww 0xD0001410 0x0000000d ;# DDR SDRAM Address Control Register
49 mww 0xD0001414 0x00000000 ;# DDR SDRAM Open Pages Control Register
53 mww 0xD0001424 0x0000F1FF ;# Dunit Control High Register
54 mww 0xD0001428 0x00085520 ;# Dunit Control High Register
55 mww 0xD000147c 0x00008552 ;# Dunit Control High Register
63 mww 0xD0001494 0x003C0000 ;# DDR2 SDRAM ODT Control (Low) Register
64 mww 0xD0001498 0x00000000 ;# DDR2 SDRAM ODT Control (High) REgister
65 mww 0xD000149C 0x0000F80F ;# DDR2 Dunit ODT Control Register
66 mww 0xD0001480 0x00000001 ;# DDR SDRAM Initialization Control Register
H A Dkwbimage.cfg36 DATA 0xFFD01404 0x39543000 # DDR Controller Control Low
65 DATA 0xFFD01410 0x0000000d # DDR Address Control
80 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
110 DATA 0xFFD01424 0x0000F1FF # DDR Controller Control High
141 DATA 0xFFD01494 0x003C0000 # DDR ODT Control (Low)
142 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
143 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
147 DATA 0xFFD0149C 0x0000F80F # CPU ODT Control
148 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/keymile/km_arm/
H A Dkwbimage.cfg14 DATA 0xFFD10000 0x01112222 # MPP Control 0 Register
26 DATA 0xFFD10008 0x00001100 # MPP Control 2 Register
52 DATA 0xFFD01404 0x39543000 # DDR Controller Control Low
82 DATA 0xFFD01410 0x0000000D # DDR Address Control
97 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
118 DATA 0xFFD01424 0x0000F07F # DDR Controller Control High
144 DATA 0xFFD01494 0x00010001 # DDR ODT Control (Low)
148 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
149 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
153 DATA 0xFFD0149C 0x0000FC11 # CPU ODT Control
[all …]
H A Dkwbimage-memphis.cfg17 DATA 0xFFD10000 0x01112222 # MPP Control 0 Register
29 DATA 0xFFD10008 0x00001100 # MPP Control 2 Register
55 DATA 0xFFD01404 0x38543000 # DDR Controller Control Low
85 DATA 0xFFD01410 0x00000001 # DDR Address Control
100 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
121 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
159 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
163 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
164 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
168 DATA 0xFFD0149C 0x0000F801 # CPU ODT Control
[all …]
H A Dkwbimage_128M16_1.cfg19 DATA 0xFFD10000 0x01112222 # MPP Control 0 Register
29 DATA 0xFFD10004 0x03303300 # MPP Control 1 Register
39 DATA 0xFFD10008 0x00001100 # MPP Control 2 Register
49 # MPP Control 3-6 Register untouched (MPP24-49)
102 DATA 0xFFD01404 0x36543000 # DDR Controller Control Low
136 DATA 0xFFD01410 0x00000001 # DDR Address Control
151 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
182 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
228 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
238 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
[all …]
H A Dkwbimage_256M8_1.cfg21 DATA 0xFFD10000 0x01112222 # MPP Control 0 Register
31 DATA 0xFFD10004 0x03303300 # MPP Control 1 Register
41 DATA 0xFFD10008 0x00001100 # MPP Control 2 Register
51 # MPP Control 3-6 Register untouched (MPP24-49)
104 DATA 0xFFD01404 0x36543000 # DDR Controller Control Low
138 DATA 0xFFD01410 0x00000000 # DDR Address Control
153 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
184 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
230 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
240 DATA 0xFFD01498 0x00000004 # DDR ODT Control (High)
[all …]
/OK3568_Linux_fs/u-boot/board/renesas/MigoR/
H A Dlowlevel_init.S32 write32 CCR_A, CCR_D ! Address of Cache Control Register
35 write32 MMUCR_A, MMUCR_D ! Address of MMU Control Register
38 write32 MSTPCR0_A, MSTPCR0_D ! Address of Power Control Register 0
40 write32 MSTPCR2_A, MSTPCR2_D ! Address of Power Control Register 2
50 write16 RWTCSR_A, RWTCSR_D_1 ! 0xA4520004 (Watchdog Control / Status Register)
56 write16 RWTCSR_A, RWTCSR_D_2 ! 0xA4520004 (Watchdog Control / Status Register)
65 write32 CCR_A, CCR_D_2 ! Address of Cache Control Register
/OK3568_Linux_fs/buildroot/docs/website/
H A D.htaccess27 # BEGIN Cache-Control Headers
30 Header set Cache-Control "max-age=2592000, public"
33 Header set Cache-Control "max-age=604800, public"
36 Header set Cache-Control "max-age=216000, private"
39 Header set Cache-Control "max-age=600, private, must-revalidate"
42 # END Cache-Control Headers
/OK3568_Linux_fs/u-boot/board/Seagate/nas220/
H A Dkwbimage.cfg35 DATA 0xFFD01404 0x35143000 # DDR Controller Control Low
64 DATA 0xFFD01410 0x0000000d # DDR Address Control
79 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
110 DATA 0xFFD01424 0x0000F07F # DDR Controller Control High
136 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
144 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/Marvell/guruplug/
H A Dkwbimage.cfg32 DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x000000cc # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
135 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
136 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
137 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
141 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
142 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/Seagate/dockstar/
H A Dkwbimage.cfg35 DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
64 DATA 0xFFD01410 0x0000000d # DDR Address Control
79 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
109 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
138 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
139 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
140 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
144 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
145 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/Marvell/dreamplug/
H A Dkwbimage.cfg33 DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
62 DATA 0xFFD01410 0x000000cc # DDR Address Control
77 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
107 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
136 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
143 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/Seagate/goflexhome/
H A Dkwbimage.cfg38 DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
67 DATA 0xFFD01410 0x0000000d # DDR Address Control
82 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
112 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
141 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
142 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
143 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
147 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
148 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/Marvell/sheevaplug/
H A Dkwbimage.cfg32 DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x000000cc # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
135 DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low)
136 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
137 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
141 DATA 0xFFD0149C 0x0000E803 # CPU ODT Control
142 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/iomega/iconnect/
H A Dkwbimage.cfg32 DATA 0xffd01404 0x37543000 # DDR Controller Control Low
61 DATA 0xffd01410 0x000000cc # DDR Address Control
76 DATA 0xffd01414 0x00000000 # DDR Open Pages Control
106 DATA 0xffd01424 0x0000f17f # DDR Controller Control High
135 DATA 0xffd01494 0x00030000 # DDR ODT Control (Low)
141 DATA 0xffd01498 0x00000000 # DDR ODT Control (High)
142 # bit1-0: 0x0, ODT0 controlled by ODT Control (low) register above
146 DATA 0xffd0149c 0x0000e803 # CPU ODT Control
147 DATA 0xffd01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/LaCie/net2big_v2/
H A Dkwbimage.cfg33 DATA 0xFFD01404 0x38743000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x0000CCCC # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
133 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E40F # CPU ODT Control
147 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/raidsonic/ib62x0/
H A Dkwbimage.cfg33 DATA 0xffd01404 0x37543000 # DDR Controller Control Low
62 DATA 0xffd01410 0x0000000c # DDR Address Control
77 DATA 0xffd01414 0x00000000 # DDR Open Pages Control
107 DATA 0xffd01424 0x0000f17f # DDR Controller Control High
136 DATA 0xffd01494 0x00030000 # DDR ODT Control (Low)
142 DATA 0xffd01498 0x00000000 # DDR ODT Control (High)
143 # bit1-0: 0x0, ODT0 controlled by ODT Control (low) register above
147 DATA 0xffd0149c 0x0000e803 # CPU ODT Control
148 DATA 0xffd01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/LaCie/netspace_v2/
H A Dkwbimage-ns2l.cfg33 DATA 0xFFD01404 0x34143000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x0000DDDD # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F07F # DDR Controller Control High
133 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E40F # CPU ODT Control
147 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
H A Dkwbimage-is2.cfg33 DATA 0xFFD01404 0x35143000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x00000008 # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F07F # DDR Controller Control High
133 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E40F # CPU ODT Control
147 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
H A Dkwbimage.cfg33 DATA 0xFFD01404 0x35143000 # DDR Controller Control Low
61 DATA 0xFFD01410 0x0000000C # DDR Address Control
76 DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
106 DATA 0xFFD01424 0x0000F07F # DDR Controller Control High
133 DATA 0xFFD01494 0x00010000 # DDR ODT Control (Low)
137 DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
138 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
142 DATA 0xFFD0149C 0x0000E40F # CPU ODT Control
147 DATA 0xFFD01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/u-boot/board/cloudengines/pogo_e02/
H A Dkwbimage.cfg36 DATA 0xffd01404 0x37543000 # DDR Controller Control Low
65 DATA 0xffd01410 0x000000cc # DDR Address Control
80 DATA 0xffd01414 0x00000000 # DDR Open Pages Control
110 DATA 0xffd01424 0x0000f17f # DDR Controller Control High
139 DATA 0xffd01494 0x00030000 # DDR ODT Control (Low)
145 DATA 0xffd01498 0x00000000 # DDR ODT Control (High)
146 # bit1-0: 00, ODT0 controlled by ODT Control (low) register above
150 DATA 0xffd0149c 0x0000e803 # CPU ODT Control
151 DATA 0xffd01480 0x00000001 # DDR Initialization Control
/OK3568_Linux_fs/kernel/Documentation/ABI/testing/
H A Dsysfs-platform-lg-laptop6 Control reader mode. 1 means on, 0 means off.
13 Control FN lock mode. 1 means on, 0 means off.
27 Control fan mode. 1 for performance mode, 0 for silent mode.
34 Control USB port charging when device is turned off.
/OK3568_Linux_fs/u-boot/board/buffalo/lsxl/
H A Dkwbimage-lschl.cfg37 # DDR Controller Control Low
75 # DDR Address Control
91 # DDR Open Pages Control
125 # DDR Controller Control High
179 # DDR ODT Control (Low)
188 # DDR ODT Control (High)
190 # bit1-0: 0, M_ODT[0] assertion is controlled by ODT Control Low register
191 # bit3-2: 0, M_ODT[1] assertion is controlled by ODT Control Low register
194 # CPU ODT Control
207 # DDR Initialization Control
H A Dkwbimage-lsxhl.cfg37 # DDR Controller Control Low
75 # DDR Address Control
91 # DDR Open Pages Control
125 # DDR Controller Control High
179 # DDR ODT Control (Low)
188 # DDR ODT Control (High)
190 # bit1-0: 0, M_ODT[0] assertion is controlled by ODT Control Low register
191 # bit3-2: 0, M_ODT[1] assertion is controlled by ODT Control Low register
194 # CPU ODT Control
207 # DDR Initialization Control

12345678910>>...27