Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_5 (Results 1 – 18 of 18) sorted by relevance

/OK3568_Linux_fs/u-boot/board/freescale/corenet_ds/
H A Dp4080ds_ddr.c68 #define CONFIG_SYS_DDR_TIMING_5 0x02401400 macro
103 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
135 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
167 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
199 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
231 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
263 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
295 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
327 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
/OK3568_Linux_fs/u-boot/include/configs/
H A DBSC9132QDS.h189 #define CONFIG_SYS_DDR_TIMING_5 CONFIG_SYS_DDR_TIMING_5_800 macro
195 #define CONFIG_SYS_DDR_TIMING_5 CONFIG_SYS_DDR_TIMING_5_1333 macro
201 #define CONFIG_SYS_DDR_TIMING_5 CONFIG_SYS_DDR_TIMING_5_800 macro
H A DBSC9131RDB.h104 #define CONFIG_SYS_DDR_TIMING_5 0x02401400 macro
H A Dp1_twr.h110 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 macro
H A DMPC8569MDS.h110 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 macro
H A DUCP1020.h193 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 macro
H A DP1022DS.h173 #define CONFIG_SYS_DDR_TIMING_5 0x02401400 macro
H A DP1010RDB.h253 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 macro
H A Dp1_p2_rdb_pc.h344 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 macro
/OK3568_Linux_fs/u-boot/board/freescale/bsc9132qds/
H A Dddr.c39 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
66 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
/OK3568_Linux_fs/u-boot/board/freescale/p1010rdb/
H A Dddr.c40 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
67 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
/OK3568_Linux_fs/u-boot/board/freescale/p1_twr/
H A Dddr.c46 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5, in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/bsc9131rdb/
H A Dspl_minimal.c47 __raw_writel(CONFIG_SYS_DDR_TIMING_5, &ddr->timing_cfg_5); in sdram_init()
H A Dddr.c40 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
/OK3568_Linux_fs/u-boot/board/Arcturus/ucp1020/
H A Dddr.c106 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5, in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/p1_p2_rdb_pc/
H A Dddr.c238 .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5, in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc8569mds/
H A Dmpc8569mds.c253 out_be32(&ddr->timing_cfg_5, CONFIG_SYS_DDR_TIMING_5); in fixed_sdram()
/OK3568_Linux_fs/u-boot/scripts/
H A Dconfig_whitelist.txt2768 CONFIG_SYS_DDR_TIMING_5