Home
last modified time | relevance | path

Searched +full:mosi +full:- +full:gpios (Results 1 – 25 of 60) sorted by relevance

123

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/spi/
H A Dspi-gpio.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SPI-GPIO devicetree bindings
10 - Rob Herring <robh@kernel.org>
13 This represents a group of 3-n GPIO lines used for bit-banged SPI on
17 - $ref: "/schemas/spi/spi-controller.yaml#"
21 const: spi-gpio
23 sck-gpios:
[all …]
/OK3568_Linux_fs/u-boot/drivers/spi/
H A Dsoft_spi.c10 * SPDX-License-Identifier: GPL-2.0+
26 struct gpio_desc mosi; member
44 dm_gpio_set_value(&plat->sclk, bit); in soft_spi_scl()
54 dm_gpio_set_value(&plat->mosi, bit); in soft_spi_sda()
64 dm_gpio_set_value(&plat->cs, 0); in soft_spi_cs_activate()
65 dm_gpio_set_value(&plat->sclk, 0); in soft_spi_cs_activate()
66 dm_gpio_set_value(&plat->cs, 1); in soft_spi_cs_activate()
76 dm_gpio_set_value(&plat->cs, 0); in soft_spi_cs_deactivate()
96 /*-----------------------------------------------------------------------
99 * This writes "bitlen" bits out the SPI MOSI port and simultaneously clocks
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/
H A Dhitachi_tx18d42vm_lcd.c6 * SPDX-License-Identifier: GPL-2.0+
19 static void lcd_panel_spi_write(int cs, int clk, int mosi, in lcd_panel_spi_write() argument
27 offset = (bits - 1) - i; in lcd_panel_spi_write()
28 gpio_direction_output(mosi, (data >> offset) & 1); in lcd_panel_spi_write()
49 int i, cs, clk, mosi, ret = 0; in hitachi_tx18d42vm_init() local
53 mosi = name_to_gpio(CONFIG_VIDEO_LCD_SPI_MOSI); in hitachi_tx18d42vm_init()
55 if (cs == -1 || clk == -1 || mosi == 1) { in hitachi_tx18d42vm_init()
57 return -EINVAL; in hitachi_tx18d42vm_init()
60 if (gpio_request(cs, "tx18d42vm-spi-cs") != 0 || in hitachi_tx18d42vm_init()
61 gpio_request(clk, "tx18d42vm-spi-clk") != 0 || in hitachi_tx18d42vm_init()
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dste-nomadik-nhk15.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include "ste-nomadik-stn8815.dtsi"
13 compatible = "st,nomadik-nhk-15";
22 stmpe-i2c0 = &stmpe0;
23 stmpe-i2c1 = &stmpe1;
71 disable-sxtalo;
72 disable-mxtalo;
[all …]
H A Dbcm47081-buffalo-wzr-900dhp.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for Buffalo WZR-900DHP
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
15 compatible = "buffalo,wzr-900dhp", "brcm,bcm47081", "brcm,bcm4708";
16 model = "Buffalo WZR-900DHP (BCM47081)";
29 compatible = "spi-gpio";
30 num-chipselects = <1>;
31 gpio-sck = <&chipcommon 7 0>;
32 gpio-mosi = <&chipcommon 4 0>;
[all …]
H A Dbcm47081-buffalo-wzr-600dhp2.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for Buffalo WZR-600DHP2
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
15 compatible = "buffalo,wzr-600dhp2", "brcm,bcm47081", "brcm,bcm4708";
16 model = "Buffalo WZR-600DHP2 (BCM47081)";
29 compatible = "spi-gpio";
30 num-chipselects = <1>;
31 gpio-sck = <&chipcommon 7 0>;
32 gpio-mosi = <&chipcommon 4 0>;
[all …]
H A Dbcm947189acdbmr.dts8 /dts-v1/;
26 compatible = "gpio-leds";
30 gpios = <&chipcommon 10 GPIO_ACTIVE_HIGH>;
35 gpios = <&chipcommon 11 GPIO_ACTIVE_HIGH>;
40 gpios = <&chipcommon 12 GPIO_ACTIVE_HIGH>;
44 gpio-keys {
45 compatible = "gpio-keys";
50 gpios = <&chipcommon 7 GPIO_ACTIVE_HIGH>;
56 gpios = <&chipcommon 9 GPIO_ACTIVE_LOW>;
61 compatible = "spi-gpio";
[all …]
H A Dimx28-cfa10049.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * The CFA-10049 is an expansion board for the CFA-10036 module, thus we
8 * need to include the CFA-10036 DTS.
10 #include "imx28-cfa10036.dts"
13 model = "Crystalfontz CFA-10049 Board";
17 compatible = "i2c-mux-gpio";
18 #address-cells = <1>;
19 #size-cells = <0>;
20 pinctrl-names = "default";
21 pinctrl-0 = <&i2cmux_pins_cfa10049>;
[all …]
H A Dbcm4708-buffalo-wzr-1750dhp.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for Buffalo WZR-1750DHP
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
15 compatible = "buffalo,wzr-1750dhp", "brcm,bcm4708";
16 model = "Buffalo WZR-1750DHP (BCM4708)";
29 compatible = "spi-gpio";
30 num-chipselects = <1>;
31 gpio-sck = <&chipcommon 7 0>;
32 gpio-mosi = <&chipcommon 4 0>;
[all …]
H A Dpxa300-raumfeld-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
10 hw-revision = <0>;
14 stdout-path = &ffuart;
22 reg_3v3: regulator-3v3 {
23 compatible = "regulator-fixed";
24 regulator-name = "3v3-fixed-supply";
25 regulator-min-microvolt = <3300000>;
[all …]
H A Dimx28-cfa10056.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * The CFA-10055 is an expansion board for the CFA-10036 module and
8 * CFA-10037, thus we need to include the CFA-10037 DTS.
10 #include "imx28-cfa10037.dts"
13 model = "Crystalfontz CFA-10056 Board";
19 spi2_pins_cfa10056: spi2-cfa10056@0 {
21 fsl,pinmux-ids = <
27 fsl,drive-strength = <MXS_DRIVE_8mA>;
29 fsl,pull-up = <MXS_PULL_ENABLE>;
32 lcdif_pins_cfa10056: lcdif-10056@0 {
[all …]
H A Darmada-xp-lenovo-ix4-300d.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree file for Lenovo Iomega ix4-300d
8 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/gpio/gpio.h>
12 #include "armada-xp-mv78230.dtsi"
15 model = "Lenovo Iomega ix4-300d";
16 compatible = "lenovo,ix4-300d", "marvell,armadaxp-mv78230",
17 "marvell,armadaxp", "marvell,armada-370-xp";
20 stdout-path = "serial0:115200n8";
[all …]
H A Dimx28-cfa10055.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
8 * The CFA-10055 is an expansion board for the CFA-10036 module and
9 * CFA-10037, thus we need to include the CFA-10037 DTS.
11 #include "imx28-cfa10037.dts"
14 model = "Crystalfontz CFA-10055 Board";
20 spi2_pins_cfa10055: spi2-cfa10055@0 {
22 fsl,pinmux-ids = <
28 fsl,drive-strength = <MXS_DRIVE_8mA>;
30 fsl,pull-up = <MXS_PULL_ENABLE>;
33 lcdif_18bit_pins_cfa10055: lcdif-18bit@0 {
[all …]
H A Dgemini-sq201.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
9 #include <dt-bindings/input/input.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
24 stdout-path = &uart0;
28 compatible = "gpio-keys";
30 button-setup {
31 debounce-interval = <100>;
32 wakeup-source;
[all …]
H A Dgemini-sl93512r.dts1 // SPDX-License-Identifier: GPL-2.0
5 * "Gemini324 EV-Board" before Storm acquired Storlink Semiconductor.
9 /dts-v1/;
12 #include <dt-bindings/input/input.h>
15 model = "Storlink Semiconductor Gemini324 EV-Board / Storm Semiconductor SL93512R_BRD";
17 #address-cells = <1>;
18 #size-cells = <1>;
28 stdout-path = &uart0;
32 compatible = "gpio-keys";
34 button-wps {
[all …]
/OK3568_Linux_fs/kernel/drivers/spi/
H A Dspi-gpio.c1 // SPDX-License-Identifier: GPL-2.0-or-later
26 * platform_device->driver_data ... points to spi_gpio
28 * spi->controller_state ... reserved for bitbang framework code
30 * spi->master->dev.driver_data ... points to spi_gpio->bitbang
37 struct gpio_desc *mosi; member
41 /*----------------------------------------------------------------------*/
48 * - The slow generic way: set up platform_data to hold the GPIO
49 * numbers used for MISO/MOSI/SCK, and issue procedure calls for
52 * - The quicker inlined way: only helps with platform GPIO code
53 * that inlines operations for constant GPIOs. This can give
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/
H A Dmarvell,dove-pinctrl.txt3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding
7 - compatible: "marvell,dove-pinctrl"
8 - clocks: (optional) phandle of pdma clock
9 - reg: register specifiers of MPP, MPP4, and PMU MPP registers
23 uart1(cts), lcd-spi(cs1), pmu*
26 mpp6 6 gpio, pmu, uart3(txd), sdio1(buspwr), spi1(mosi), pmu*
31 mpp11 11 gpio, pmu, sata(prsnt), sata-1(act), sdio0(ledctrl),
39 mpp16 16 gpio, uart3(rts), sdio0(cd), ac97(sdi1), lcd-spi(cs1)
41 ac97-1(sysclko)
44 mpp20 20 gpio, sdio0(cd), sdio1(cd), spi1(miso), lcd-spi(miso),
[all …]
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/spi/
H A Dsoft-spi.txt4 SPI bus. No SPI host is required for this to work. The down-side is that the
9 compatible: "u-boot,soft-spi"
12 soft_spi_mosi: GPIO number to use for SPI MOSI line (output)
14 spi-delay-us: Number of microseconds of delay between each CS transition
16 The GPIOs should be specified as required by the GPIO controller referenced.
23 soft-spi {
24 compatible = "u-boot,soft-spi";
25 cs-gpio = <&gpio 235 0>; /* Y43 */
26 sclk-gpio = <&gpio 225 0>; /* Y31 */
27 mosi-gpio = <&gpio 227 0>; /* Y33 */
[all …]
H A Dspi-bus.txt10 - #address-cells - number of cells required to define a chip select
12 - #size-cells - should be zero.
13 - compatible - name of SPI bus controller following generic names
15 - cs-gpios - (optional) gpios chip select.
20 flexible and non-standardized, it is left out of this binding with the
26 - num-cs : total number of chipselects
28 If cs-gpios is used the number of chip select will automatically increased
29 with max(cs-gpios > hw cs)
31 So if for example the controller has 2 CS lines, and the cs-gpios
34 cs-gpios = <&gpio1 0 0> <0> <&gpio1 1 0> <&gpio1 2 0>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/marvell/
H A Darmada-8040-clearfog-gt-8k.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 #include "armada-8040.dtsi"
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/gpio/gpio.h>
16 compatible = "solidrun,clearfog-gt-8k", "marvell,armada8040",
17 "marvell,armada-ap806-quad", "marvell,armada-ap806";
20 stdout-path = "serial0:115200n8";
34 v_3_3: regulator-3-3v {
35 compatible = "regulator-fixed";
36 regulator-name = "v_3_3";
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Darmada-388-clearfog.dts11 * This file is dual-licensed: you can use it either under the terms
49 /dts-v1/;
50 #include <dt-bindings/input/input.h>
51 #include <dt-bindings/gpio/gpio.h>
52 #include "armada-388.dtsi"
56 compatible = "solidrun,clearfog-a1", "marvell,armada388",
60 /* So that mvebu u-boot can update the MAC addresses */
67 stdout-path = "serial0:115200n8";
75 reg_3p3v: regulator-3p3v {
76 compatible = "regulator-fixed";
[all …]
H A D.rk3308-evb.dtb.dts.tmp
H A Dexynos4210-universal_c210.dts7 * SPDX-License-Identifier: GPL-2.0+
10 /dts-v1/;
22 soft-spi {
23 compatible = "spi-gpio";
24 cs-gpios = <&gpy4 3 0>;
25 gpio-sck = <&gpy3 1 0>;
26 gpio-mosi = <&gpy3 3 0>;
27 gpio-miso = <&gpy3 0 0>;
28 spi-delay-us = <1>;
29 #address-cells = <1>;
[all …]
H A Dimx7d-sdb.dts4 * SPDX-License-Identifier: GPL-2.0+
7 /dts-v1/;
13 compatible = "fsl,imx7d-sdb", "fsl,imx7d";
20 compatible = "spi-gpio";
21 pinctrl-names = "default";
22 pinctrl-0 = <&pinctrl_spi1>;
24 gpio-sck = <&gpio1 13 0>;
25 gpio-mosi = <&gpio1 9 0>;
26 cs-gpios = <&gpio1 12 0>;
27 num-chipselects = <1>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3562-evb1-lp4x-v10-rgb-k350c4516t.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/display/media-bus-format.h>
8 #include "rk3562-evb1-lp4x-v10.dtsi"
9 #include "rk3562-android.dtsi"
10 #include "rk3562-rk817.dtsi"
14 compatible = "rockchip,rk3562-evb1-lp4x-v10-rgb-k350c4516t", "rockchip,rk3562";
16 spi_gpio: spi-gpio {
17 compatible = "spi-gpio";
18 #address-cells = <0x1>;
19 #size-cells = <0x0>;
[all …]

123