| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/ |
| H A D | pinctrl-mt8183.txt | 65 For I2C pins, there are existing generic driving setup and the specific 66 driving setup. I2C pins can only support 2/4/6/8/10/12/14/16mA driving 67 adjustment in generic driving setup. But in specific driving setup, 69 driving setup for I2C pins, the existing generic driving setup will be 71 driving setup. The specific driving setup is controlled by E1E0EN. 72 So we need add extra vendor driving preperty instead of 73 the generic driving property. 75 driving setup property. "XXX" means the value of E1E0EN. EN is 0 or 1. 76 It is used to enable or disable the specific driving setup.
|
| H A D | sprd,pinctrl.txt | 8 pad driving level, system control select and so on ("domain pad 9 driving level": One pin can output 3.0v or 1.8v, depending on the 10 related domain pad driving selection, if the related domain pad
|
| /OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/ |
| H A D | ddr3_axp_mc_static.h | 43 {0x000014C0, 0x192434e9}, /* DRAM address and Control Driving Strenght */ 44 {0x000014C4, 0x092434e9}, /* DRAM Data and DQS Driving Strenght */ 101 {0x000014C0, 0x192434e9}, /* DRAM address and Control Driving Strenght */ 102 {0x000014C4, 0x092434e9}, /* DRAM Data and DQS Driving Strenght */ 153 {0x000014C0, 0x192424C8}, /* DRAM address and Control Driving Strenght */ 154 {0x000014C4, 0xEFB24C8}, /* DRAM Data and DQS Driving Strenght */ 210 {0x000014C0, 0x192424C8}, /* DRAM address and Control Driving Strenght */ 211 {0x000014C4, 0xEFB24C8}, /* DRAM Data and DQS Driving Strenght */ 259 {0x000014C0, 0x192424C8}, /* DRAM address and Control Driving Strenght */ 260 {0x000014C4, 0xEFB24C8}, /* DRAM Data and DQS Driving Strenght */
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/mediatek/ |
| H A D | pinctrl-mtk-common.h | 71 * struct mtk_drv_group_desc - Provide driving group data. 96 * struct mtk_pin_drv_grp - Provide each pin driving info. 98 * @offset: The offset of driving register for this pin. 99 * @bit: The bit of driving register for this pin. 194 * @grp_desc: The driving group info. 195 * @pin_drv_grp: The driving group for all pins.
|
| /OK3568_Linux_fs/kernel/Documentation/ABI/testing/ |
| H A D | sysfs-bus-i3c | 53 This entry describes the BCR of the master controller driving 63 This entry describes the DCR of the master controller driving 75 This entry describes the PID of the master controller driving 89 driving the bus. 96 that all devices are represented including the master driving
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/power/reset/ |
| H A D | gpio-restart.txt | 28 - open-source : Treat the GPIO as being open source and defer driving 40 - active-delay: Delay (default 100) to wait after driving gpio active [ms] 41 - inactive-delay: Delay (default 100) to wait after driving gpio inactive [ms]
|
| H A D | gpio-poweroff.txt | 30 - active-delay-ms: Delay (default 100) to wait after driving gpio active 31 - inactive-delay-ms: Delay (default 100) to wait after driving gpio inactive
|
| /OK3568_Linux_fs/kernel/drivers/misc/cardreader/ |
| H A D | rts5227.c | 39 u8 (*driving)[3], drive_sel; in rts5227_fill_driving() local 42 driving = driving_3v3; in rts5227_fill_driving() 45 driving = driving_1v8; in rts5227_fill_driving() 50 0xFF, driving[drive_sel][0]); in rts5227_fill_driving() 52 0xFF, driving[drive_sel][1]); in rts5227_fill_driving() 54 0xFF, driving[drive_sel][2]); in rts5227_fill_driving() 166 /* Configure driving */ in rts5227_extra_init_hw()
|
| H A D | rts5228.c | 41 u8 (*driving)[3], drive_sel; in rts5228_fill_driving() local 44 driving = driving_3v3; in rts5228_fill_driving() 47 driving = driving_1v8; in rts5228_fill_driving() 52 0xFF, driving[drive_sel][0]); in rts5228_fill_driving() 55 0xFF, driving[drive_sel][1]); in rts5228_fill_driving() 58 0xFF, driving[drive_sel][2]); in rts5228_fill_driving() 463 /* Configure driving */ in rts5228_extra_init_hw()
|
| H A D | rts5260.c | 41 u8 (*driving)[3], drive_sel; in rts5260_fill_driving() local 44 driving = driving_3v3; in rts5260_fill_driving() 47 driving = driving_1v8; in rts5260_fill_driving() 52 0xFF, driving[drive_sel][0]); in rts5260_fill_driving() 55 0xFF, driving[drive_sel][1]); in rts5260_fill_driving() 58 0xFF, driving[drive_sel][2]); in rts5260_fill_driving()
|
| H A D | rts5261.c | 40 u8 (*driving)[3], drive_sel; in rts5261_fill_driving() local 43 driving = driving_3v3; in rts5261_fill_driving() 46 driving = driving_1v8; in rts5261_fill_driving() 51 0xFF, driving[drive_sel][0]); in rts5261_fill_driving() 54 0xFF, driving[drive_sel][1]); in rts5261_fill_driving() 57 0xFF, driving[drive_sel][2]); in rts5261_fill_driving() 502 /* Configure driving */ in rts5261_extra_init_hw()
|
| H A D | rts5249.c | 38 u8 (*driving)[3], drive_sel; in rts5249_fill_driving() local 41 driving = driving_3v3; in rts5249_fill_driving() 44 driving = driving_1v8; in rts5249_fill_driving() 49 0xFF, driving[drive_sel][0]); in rts5249_fill_driving() 51 0xFF, driving[drive_sel][1]); in rts5249_fill_driving() 53 0xFF, driving[drive_sel][2]); in rts5249_fill_driving() 272 /* Configure driving */ in rts5249_extra_init_hw()
|
| /OK3568_Linux_fs/kernel/Documentation/driver-api/gpio/ |
| H A D | intro.rst | 69 MMC/SD card insertion/removal, detecting card write-protect status, driving 115 The same logic can be applied to emulate open source signaling, by driving the 119 If you are "driving" the signal high but gpiod_get_value(gpio) reports a low 121 driving the shared signal low. That's not necessarily an error. As one common
|
| /OK3568_Linux_fs/kernel/include/media/i2c/ |
| H A D | noon010pc30.h | 14 * @gpio_nreset: GPIO driving nRESET pin 15 * @gpio_nstby: GPIO driving nSTBY pin
|
| H A D | s5k4ecgx.h | 24 * @gpio_reset: GPIO driving RESET pin 25 * @gpio_stby : GPIO driving STBY pin
|
| H A D | s5k6aa.h | 29 * @gpio_reset: GPIO driving RESET pin 30 * @gpio_stby: GPIO driving STBY pin
|
| H A D | s5c73m3.h | 36 * @gpio_reset: GPIO driving RESET pin 37 * @gpio_stby: GPIO driving STBY pin
|
| /OK3568_Linux_fs/u-boot/drivers/usb/gadget/ |
| H A D | bcm_udc_otg_phy.c | 21 /* set Phy to driving mode */ in otg_phy_init() 51 /* set Phy to non-driving (reset) mode */ in otg_phy_off()
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/ |
| H A D | pxa-camera.txt | 11 - clock-output-names: should contain the name of the clock driving the 13 - clock-frequency: host interface is driving MCLK, and MCLK rate is this rate
|
| /OK3568_Linux_fs/kernel/arch/arm/mach-tegra/ |
| H A D | platsmp.c | 49 * flow controller to stop driving reset if the CPU has been in tegra20_boot_secondary() 59 * stop driving reset. The CPU will remain in reset because the in tegra20_boot_secondary() 60 * clock and reset block is now driving reset. in tegra20_boot_secondary()
|
| /OK3568_Linux_fs/kernel/drivers/staging/comedi/drivers/ |
| H A D | comedi_8255.c | 178 * subdev_8255_init - initialize DIO subdevice for driving I/O mapped 8255 184 * Initializes a comedi subdevice as a DIO subdevice driving an 8255 chip. 213 * subdev_8255_mm_init - initialize DIO subdevice for driving mmio-mapped 8255 219 * Initializes a comedi subdevice as a DIO subdevice driving an 8255 chip.
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/bus/ |
| H A D | renesas,bsc.yaml | 15 devices to the SoC, driving several chip select lines, for e.g. NOR 21 must be powered on, and the functional clock driving the BSC must be
|
| /OK3568_Linux_fs/u-boot/board/cssi/MCR3000/ |
| H A D | nand.c | 31 /* Driving NCE pin */ in nand_hwcontrol() 37 /* Driving CLE and ALE pin */ in nand_hwcontrol()
|
| /OK3568_Linux_fs/u-boot/include/andestech/ |
| H A D | andes_pcu.h | 32 unsigned int dcsrcr0; /* 0x20 - Driving Capability 34 unsigned int dcsrcr1; /* 0x24 - Driving Capability 36 unsigned int dcsrcr2; /* 0x28 - Driving Capability 142 * Driving Capability and Slew Rate Control Register 0 (rw) 151 * Driving Capability and Slew Rate Control Register 1 (rw) 156 * Driving Capability and Slew Rate Control Register 2 (rw)
|
| /OK3568_Linux_fs/u-boot/drivers/reset/ |
| H A D | Kconfig | 12 although driving such reset isgnals using GPIOs may be more 24 although driving such reset isgnals using GPIOs may be more
|