Home
last modified time | relevance | path

Searched refs:VPU_REG_CPU_STATUS (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2571 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2543 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2542 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2664 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2682 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2610 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2849 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2830 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2825 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2821 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/vpu_v3/
H A DregVPU_EX.h248 #define VPU_REG_CPU_STATUS (REG_VPU_BASE+( 0x000f<<1)) macro
H A DhalVPU_EX.c2834 while (_VPU_Read2Byte(VPU_REG_CPU_STATUS) & VPU_REG_CPU_D_REPLAY) in HAL_VPU_EX_SwRst()