| /utopia/UTPA2-700.0.x/modules/dmx/hal/messi/tsp/ |
| H A D | halTSP.c | 2707 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2714 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2890 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
2892 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 766 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/mooney/tsp/ |
| H A D | halTSP.c | 2726 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2733 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2905 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
2907 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 762 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/mainz/tsp/ |
| H A D | halTSP.c | 2711 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2718 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
2894 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
2896 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 766 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tsp/ |
| H A D | halTSP.c | 3837 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
3844 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4047 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
4049 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 882 #define TSP_CTRL1_DMA_RST 0x8000 macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/ |
| H A D | halTSP.c | 4160 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4167 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4403 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
4405 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 879 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/ |
| H A D | halTSP.c | 4197 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4204 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4440 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
4442 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 888 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/ |
| H A D | halTSP.c | 4349 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4356 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4770 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
4772 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 910 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/ |
| H A D | regTSP.h | 895 #define TSP_CTRL1_DMA_RST 0x8000 macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/ |
| H A D | halTSP.c | 4621 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4628 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
5112 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
5114 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 914 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/ |
| H A D | halTSP.c | 4604 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4611 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
5095 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
5097 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 914 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/ |
| H A D | halTSP.c | 4691 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4698 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
5168 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
5170 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 921 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/ |
| H A D | halTSP.c | 4652 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
4659 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_ResetAll()
5129 SET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
5131 RESET_FLAG1(_HAL_REG16_R(&_TspCtrl[0].TSP_Ctrl1), TSP_CTRL1_DMA_RST)); in HAL_Reset_WB()
|
| H A D | regTSP.h | 921 #define TSP_CTRL1_DMA_RST 0x8000UL macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/ |
| H A D | regTSP.h | 808 #define TSP_CTRL1_DMA_RST 0x8000 macro
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/ |
| H A D | regTSP.h | 844 #define TSP_CTRL1_DMA_RST 0x8000 macro
|