Home
last modified time | relevance | path

Searched refs:REG_Ctrl4 (Results 1 – 25 of 28) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tsp/
H A DregTSP.h1565 }REG_Ctrl4; typedef
H A DhalTSP.c125 static REG_Ctrl4* _TspCtrl4 = NULL;
2777 _TspCtrl4 = (REG_Ctrl4*)(_u32RegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/
H A DregTSP.h1569 }REG_Ctrl4; typedef
H A DhalTSP.c125 static REG_Ctrl4* _TspCtrl4 = NULL;
3023 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/
H A DregTSP.h1568 }REG_Ctrl4; typedef
H A DhalTSP.c125 static REG_Ctrl4* _TspCtrl4 = NULL;
2988 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/
H A DregTSP.h1685 }REG_Ctrl4; typedef
H A DhalTSP.c128 static REG_Ctrl4* _TspCtrl4 = NULL;
2959 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/
H A DregTSP.h1688 }REG_Ctrl4; typedef
H A DhalTSP.c128 static REG_Ctrl4* _TspCtrl4 = NULL;
3179 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/
H A DregTSP.h1688 }REG_Ctrl4; typedef
H A DhalTSP.c128 static REG_Ctrl4* _TspCtrl4 = NULL;
3179 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/
H A DregTSP.h1707 }REG_Ctrl4; typedef
H A DhalTSP.c128 static REG_Ctrl4* _TspCtrl4 = NULL;
3255 _TspCtrl4 = (REG_Ctrl4*)(_virtRegBase + REG_CTRL_TSP4); in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/
H A DregTSP.h1707 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/
H A DregTSP.h1974 }REG_Ctrl4; typedef
H A DhalTSP.c43 static REG_Ctrl4* _RegCtrl4 = NULL;
184 _RegCtrl4 = (REG_Ctrl4*)(u32BankAddr + 0xC2000UL); //TSP6 0x1610 in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/
H A DregTSP.h2012 }REG_Ctrl4; typedef
H A DhalTSP.c56 static REG_Ctrl4* _RegCtrl4 = NULL;
212 _RegCtrl4 = (REG_Ctrl4*)(u32BankAddr + 0xC2000UL); //TSP6 0x1610 in HAL_TSP_SetBank()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregTSP.h2014 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h2116 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h2095 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h2095 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h2167 }REG_Ctrl4; typedef
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h2095 }REG_Ctrl4; typedef

12