Home
last modified time | relevance | path

Searched refs:reg_ufs_vrf18_req_mask_b (Results 1 – 25 of 26) sorted by relevance

12

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c152 pwrctrl->reg_ufs_vrf18_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c194 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_suspend.c211 .reg_ufs_vrf18_req_mask_b = 0,
H A Dmt_spm_vcorefs.c227 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_internal.h202 uint8_t reg_ufs_vrf18_req_mask_b; member
H A Dmt_spm_internal.c255 ((pwrctrl->reg_ufs_vrf18_req_mask_b & 0x1) << 18) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c152 pwrctrl->reg_ufs_vrf18_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c136 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_suspend.c159 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_vcorefs.c182 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_internal.h222 uint8_t reg_ufs_vrf18_req_mask_b; member
H A Dmt_spm_internal.c253 ((pwrctrl->reg_ufs_vrf18_req_mask_b & 0x1) << 13) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c161 pwrctrl->reg_ufs_vrf18_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c119 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_suspend.c132 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_vcorefs.c122 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_internal.h193 uint8_t reg_ufs_vrf18_req_mask_b; member
H A Dmt_spm_internal.c277 ((pwrctrl->reg_ufs_vrf18_req_mask_b & 0x1) << 13) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_idle.c199 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_suspend.c218 .reg_ufs_vrf18_req_mask_b = 1,
H A Dmt_spm_internal.h300 uint8_t reg_ufs_vrf18_req_mask_b; member
H A Dmt_spm_internal.c201 ((pwrctrl->reg_ufs_vrf18_req_mask_b & 0x1) << 18) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_idle.c316 .reg_ufs_vrf18_req_mask_b = 0x1,
H A Dmt_spm_suspend.c336 .reg_ufs_vrf18_req_mask_b = 0x1,
H A Dmt_spm_internal.h371 uint8_t reg_ufs_vrf18_req_mask_b; member

12