Home
last modified time | relevance | path

Searched refs:reg_apu_srcclkena_mask_b (Results 1 – 23 of 23) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_idle.c126 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c143 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_vcorefs.c159 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h167 uint8_t reg_apu_srcclkena_mask_b; member
H A Dmt_spm_internal.c219 ((pwrctrl->reg_apu_srcclkena_mask_b & 0x1) << 15) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_idle.c146 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c169 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_vcorefs.c192 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h232 uint8_t reg_apu_srcclkena_mask_b; member
H A Dmt_spm_internal.c263 ((pwrctrl->reg_apu_srcclkena_mask_b & 0x1) << 23) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_idle.c129 .reg_apu_srcclkena_mask_b = 0,
H A Dmt_spm_suspend.c142 .reg_apu_srcclkena_mask_b = 0,
H A Dmt_spm_vcorefs.c132 .reg_apu_srcclkena_mask_b = 0,
H A Dmt_spm_internal.h203 uint8_t reg_apu_srcclkena_mask_b; member
H A Dmt_spm_internal.c287 ((pwrctrl->reg_apu_srcclkena_mask_b & 0x1) << 23) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_idle.c127 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c146 .reg_apu_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h228 uint8_t reg_apu_srcclkena_mask_b; member
H A Dmt_spm_internal.c163 ((pwrctrl->reg_apu_srcclkena_mask_b & 0x1) << 15) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_idle.c83 .reg_apu_srcclkena_mask_b = 0x1,
H A Dmt_spm_suspend.c103 .reg_apu_srcclkena_mask_b = 0x1,
H A Dmt_spm_internal.h138 uint8_t reg_apu_srcclkena_mask_b; member
H A Dmt_spm_internal.c229 (((uint32_t)pwrctrl->reg_apu_srcclkena_mask_b & 0x1) << 5) | in __spm_set_power_control()