Home
last modified time | relevance | path

Searched refs:PLATFORM_CLUSTER0_CORE_COUNT (Results 1 – 25 of 70) sorted by relevance

123

/rk3399_ARM-atf/plat/renesas/common/
H A Dplat_topology.c15 PLATFORM_CLUSTER0_CORE_COUNT,
39 if (cluster_id == 0 && cpu_id >= PLATFORM_CLUSTER0_CORE_COUNT) in plat_core_pos_by_mpidr()
45 return (cpu_id + cluster_id * PLATFORM_CLUSTER0_CORE_COUNT); in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/imx/imx8qm/
H A Dimx8qm_psci.c87 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_on()
89 ERROR("core %d power on failed!\n", cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id); in imx_pwr_domain_on()
94 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_on()
96 ERROR("boot core %d failed!\n", cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id); in imx_pwr_domain_on()
122 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_off()
142 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
145 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
196 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
200 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
204 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
[all …]
/rk3399_ARM-atf/plat/mediatek/include/armv8_2/
H A Darch_def.h17 #define PLATFORM_CLUSTER0_CORE_COUNT (8) macro
18 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/mediatek/include/armv9/
H A Darch_def.h24 #define PLATFORM_CLUSTER0_CORE_COUNT 8 macro
25 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/amlogic/gxl/include/
H A Dplatform_def.h22 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/amlogic/g12a/include/
H A Dplatform_def.h22 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/amlogic/gxbb/include/
H A Dplatform_def.h25 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
26 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/amlogic/axg/include/
H A Dplatform_def.h22 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/rockchip/rk3288/include/
H A Dplatform_def.h41 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
42 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3576/include/
H A Dplatform_def.h42 #define PLATFORM_CLUSTER0_CORE_COUNT 4 macro
45 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/imx/imx8qm/include/
H A Dplatform_def.h21 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
23 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/rk3399/include/
H A Dplatform_def.h43 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
46 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3588/include/
H A Dplatform_def.h44 #define PLATFORM_CLUSTER0_CORE_COUNT 8 macro
47 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3328/include/
H A Dplatform_def.h41 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
44 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/px30/include/
H A Dplatform_def.h44 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
47 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3368/include/
H A Dplatform_def.h42 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
45 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3568/include/
H A Dplatform_def.h43 #define PLATFORM_CLUSTER0_CORE_COUNT 4 macro
47 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rpi/rpi4/include/
H A Dplatform_def.h24 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
25 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/rpi/rpi5/include/
H A Dplatform_def.h25 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
26 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/renesas/rcar_gen5/include/
H A Dplatform_def.h38 #define PLATFORM_CLUSTER0_CORE_COUNT 4 macro
53 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/mediatek/mt8173/include/
H A Dplatform_def.h45 #define PLATFORM_CLUSTER0_CORE_COUNT U(4) macro
48 PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/renesas/rcar_gen4/include/
H A Dplatform_def.h47 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
73 PLATFORM_CLUSTER1_CORE_COUNT + PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/common/drivers/pmu/
H A Dpmu_com.h82 if (cpu_id >= PLATFORM_CLUSTER0_CORE_COUNT) { in check_cpu_wfie()
84 cpu_id -= PLATFORM_CLUSTER0_CORE_COUNT; in check_cpu_wfie()
/rk3399_ARM-atf/plat/imx/imx7/picopi/include/
H A Dplatform_def.h18 #define PLATFORM_CLUSTER0_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
20 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT
/rk3399_ARM-atf/plat/mediatek/topology/armv8_2/
H A Dtopology.c19 PLATFORM_CLUSTER0_CORE_COUNT,

123