Home
last modified time | relevance | path

Searched refs:CTX_GPREG_X0 (Results 1 – 25 of 26) sorted by relevance

12

/rk3399_ARM-atf/services/spd/tlkd/
H A Dtlkd_pm.c55 write_ctx_reg(gp_regs, CTX_GPREG_X0, TLK_SYSTEM_SUSPEND); in cpu_suspend_handler()
91 write_ctx_reg(gp_regs, CTX_GPREG_X0, TLK_SYSTEM_RESUME); in cpu_resume_handler()
/rk3399_ARM-atf/lib/cpus/aarch64/
H A Dwa_cve_2017_5715_mmu.S20 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
63 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
H A Ddenver.S35 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
56 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
H A Dwa_cve_2017_5715_bpiall.S26 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
291 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
H A Dneoverse_n1.S273 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
/rk3399_ARM-atf/plat/arm/board/fvp/aarch64/
H A Dfvp_ea.c37 fault_address = read_ctx_reg(gpregs_ctx, CTX_GPREG_X0); in plat_ea_handler()
/rk3399_ARM-atf/services/spd/opteed/
H A Dopteed_pm.c79 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), CTX_GPREG_X0, in opteed_cpu_suspend_handler()
158 CTX_GPREG_X0, in opteed_cpu_suspend_finish_handler()
/rk3399_ARM-atf/services/std_svc/spm/el3_spmc/
H A Dspmc_pm.c29 write_ctx_reg(gpregs, CTX_GPREG_X0, FFA_MSG_SEND_DIRECT_REQ_SMC32); in spmc_build_pm_message()
169 resp = read_ctx_reg(gpregs_ctx, CTX_GPREG_X0); in spmc_send_pm_msg()
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_fiq_glue.c139 write_ctx_reg((gpregs_ctx), (uint32_t)(CTX_GPREG_X0), (fiq_state[cpu].elr_el3)); in tegra_fiq_get_intr_context()
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_sip_calls.c117 CTX_GPREG_X0, (uint64_t)(mce_ret)); in plat_sip_handler()
/rk3399_ARM-atf/bl31/aarch64/
H A Druntime_exceptions.S503 str x0, [x6, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
602 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
621 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
H A Dcrash_reporting.S247 add x7, sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0
/rk3399_ARM-atf/services/std_svc/spmd/
H A Dspmd_pm.c157 CTX_GPREG_X0); in spmd_cpu_off_handler()
H A Dspmd_logical_sp.c143 write_ctx_reg(gpregs, CTX_GPREG_X0, FFA_MSG_SEND_DIRECT_REQ_SMC32); in spmd_build_direct_message_req()
158 retval->func = read_ctx_reg(gpregs, CTX_GPREG_X0); in spmd_encode_ctx_to_ffa_value()
199 write_ctx_reg(gpregs, CTX_GPREG_X0, FFA_PARTITION_INFO_GET_REGS_SMC64); in spmd_build_ffa_info_get_regs()
H A Dspmd_main.c112 write_ctx_reg(gpregs, CTX_GPREG_X0, FFA_MSG_SEND_DIRECT_REQ_SMC32); in spmd_build_spmc_message()
268 write_ctx_reg(gpregs, CTX_GPREG_X0, FFA_INTERRUPT); in spmd_secure_interrupt_handler()
1076 (SMC_GET_GP(gpregs, CTX_GPREG_X0) != in spmd_smc_handler()
/rk3399_ARM-atf/services/spd/tspd/
H A Dtspd_pm.c165 CTX_GPREG_X0, in tspd_cpu_suspend_finish_handler()
/rk3399_ARM-atf/services/std_svc/spm/spm_mm/
H A Dspm_mm_main.c183 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X0, smc_fid); in spm_mm_sp_call()
H A Dspm_mm_setup.c322 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X0, in spm_sp_setup()
/rk3399_ARM-atf/plat/qti/qtiseclib/src/
H A Dqtiseclib_cb_interface.c150 qti_ns_ctx->x0 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X0); in qtiseclib_cb_get_ns_ctx()
/rk3399_ARM-atf/include/arch/aarch64/
H A Dsmccc_helpers.h37 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X0), (_x0)); \
/rk3399_ARM-atf/bl31/
H A Dehf.c362 write_ctx_reg(get_gpregs_ctx(ns_ctx), CTX_GPREG_X0, preempt_ret_code); in ehf_allow_ns_preemption()
/rk3399_ARM-atf/include/lib/el3_runtime/aarch64/
H A Dcontext.h38 #define CTX_GPREG_X0 U(0x0) macro
/rk3399_ARM-atf/lib/el3_runtime/aarch64/
H A Dcontext.S353 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
492 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
/rk3399_ARM-atf/docs/security_advisories/
H A Dsecurity-advisory-tfv-8.rst49 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
/rk3399_ARM-atf/services/std_svc/sdei/
H A Dsdei_intr_mgmt.c288 SMC_SET_GP(ctx, CTX_GPREG_X0, (uint64_t) map->ev_num); in setup_ns_dispatch()

12